



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Active 6TM8 8-Bit 1.6MHz 2C, SPI, UART/USART
GTM8  3-Bit  L6MHz
B-Bit L6MHz
L6MHz
<sup>2</sup> C, SPI, UART/USART
POR, ProxSense, PWM, WDT
23
16KB (16K x 8)
FLASH
2K x 8
1K x 8
1.65V ~ 3.6V
nternal
40°C ~ 85°C (TA)
Surface Mount
18-UFQFN Exposed Pad
18-UFQFPN (7x7)
nttps://www.e-xfl.com/product-detail/stmicroelectronics/stm8tl53c4u6
2: L(C) 11: L

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Contents**

1	Intro	duction	8
2	Desc	cription	9
3	Prod	luct overview	11
	3.1	Central processing unit STM8	12
	3.2	Development tools	13
	3.3	Single wire data interface (SWIM) and debug module	13
	3.4	Interrupt controller	13
	3.5	Memory	13
	3.6	Low power modes	14
	3.7	Voltage regulators	14
		3.7.1 Dual-mode voltage regulator	14
		3.7.2 ProxSense voltage regulator	14
	3.8	Clock control	14
	3.9	System configuration controller	15
	3.10	Independent watchdog	15
	3.11	Window watchdog	15
	3.12	Auto-wakeup counter	15
	3.13	General purpose and basic timers	15
	3.14	Beeper	16
	3.15	USART	16
	3.16	SPI	16
	3.17	I <sup>2</sup> C	16
	3.18	ProxSense	17
	3.19	TouchSensing dedicated library available upon request	17
4	Pin d	description	18
5	Mem	ory and register map	26
6	Inter	rupt vector mapping	38



7	Optio	on byte		40
8	Uniq	ue ID .		42
9	Elect	trical pa	ırameters	43
	9.1	Parame	eter conditions	43
		9.1.1	Minimum and maximum values	43
		9.1.2	Typical values	43
		9.1.3	Typical curves	43
		9.1.4	Loading capacitor	43
		9.1.5	Pin input voltage	44
	9.2	Absolu	te maximum ratings	44
	9.3	Operat	ing conditions	45
		9.3.1	General operating conditions	45
		9.3.2	Power supply	46
		9.3.3	Power-up / power-down operating conditions	46
		9.3.4	ProxSense Regulator Voltage	47
		9.3.5	Supply current characteristics	47
		9.3.6	Clock and timing characteristics	52
		9.3.7	Memory characteristics	54
		9.3.8	I/O port pin characteristics	56
		9.3.9	Communication interfaces	64
		9.3.10	EMC characteristics	68
	9.4	Therma	al characteristics	70
10	Pack	age info	ormation	71
	10.1	ECOPA	ACK® ·····	71
	10.2	UFQFF	PN48 package information	71
	10.3		PN28 package information	
	10.4		P20 package information	
11	Part	number	ring	79
12	STM	8 develo	opment tools	80
	12.1		re tools	
	14.1	12.1.1	STM8 toolset	
		14.1.1	0 1 MIO (00196(	00



#### 3 **Product overview**




Figure 1. STM8TL5xx4 block diagram

#### Legend:

AWU: Auto-wakeup unit
Int. RC: internal RC oscillator
I\*C: Inter-integrated circuit multimaster interface
POR/PDR: Power on reset / power down reset
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous / asynchronous receiver / transmitter

IWDG: Independent watchdog

WWDG: Window watchdog ProxSense™: capacitive sensing peripheral



### 3.6 Low power modes

To minimize power consumption, the product features three MCU low power modes:

- Wait mode: CPU clock stopped, selected peripherals at full clock speed.
- Active-halt mode:
  - When wakeup time is programmed in the AWU unit, the CPU and peripheral clocks are stopped. The RAM content is preserved.
  - When a ProxSense acquisition is ongoing, the wakeup is on ProxSense interrupts;
     the CPU and the other peripheral clocks are stopped.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on.
   Wakeup is triggered by an external interrupt.

The ProxSense peripheral can return to low power mode between each conversion. The ProxSense acquisition can be operated in Run, Wait and Active-halt modes.

### 3.7 Voltage regulators

The STM8TL5xx4 devices embed an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals and a second internal voltage regulator providing a stable power supply (around 1.45V) for the ProxSense peripheral.

### 3.7.1 Dual-mode voltage regulator

This regulator has two different modes: main voltage regulator mode (MVR) and low power voltage regulator mode (LPVR). When in Active-halt mode, the regulator remains in MVR if ProxSense is active. When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption unless ProxSense is enabled.

### 3.7.2 ProxSense voltage regulator

This regulator provides a very stable voltage to power the ProxSense peripheral including ProxSense pins in order to be independent of any power supply variations. This regulator is switched on while the ProxSense peripheral is enabled (bit PXSEN = 1) and bit LOW\_POWER is set to '0' in register PXS\_CR1. Otherwise, when LOW\_POWER is set to '1', this regulator is only enabled during conversions (while CIPF = 1 and SYNCPF = 0).

### 3.8 Clock control

The STM8TL5xx4 embeds a robust clock controller. It is used to distribute the system clock (SYSCLK) to the core and the peripherals and to manage clock gating for low power modes. This system clock is a 16-MHz High Speed Internal RC oscillator (HSI RC), followed by a programmable prescaler.

In addition, a 38 kHz low speed internal RC oscillator is used by the Independent watchdog (IWDG) and Auto-wakeup unit (AWU).

14/84 DocID022344 Rev 7

Table 4. STM8TL5xx4 pin description (continued)

Р	in no	<b>)</b> .					out	<u> </u>		utpu		Continued	Alternate function	
UFQFPN48	UFQFPN28	TSSOP20	Pin name	Туре	Level	floating	ndw	Ext. interrupt	High sink/source	ОО	ЬР	Main function (after reset)	Default	Remap
23	15	-	PXS_RX5a	-	-	-	-	-	-	-	-	PXS_RX5a	ProxSense receiver 5a	-
24	1	1	PXS_RX5b	-	-	-	1	-	-	-	-	PXS_RX5b	ProxSense receiver 5b	-
25	16	14	PXS_RX6a	-	-	-	-	-	-	-	-	PXS_RX6a	ProxSense receiver 6a	-
26	-	-	PXS_RX6b	-	-	-	-	-	-	-	-	PXS_RX6b	ProxSense receiver 6b	-
27	17	15	PXS_RX7a	-	-	-	-	-	-	-	-	PXS_RX7a	ProxSense receiver 7a	-
28	1	-	PXS_RX7b	-	-	-	-	-	-	ı	-	PXS_RX7b	ProxSense receiver 7b	-
29	-	-	PXS_RX8a	-	-	-	-	-	-	-	-	PXS_RX8a	ProxSense receiver 8a	-
30	-	-	PXS_RX8b	-	-	-	-	-	-	-	-	PXS_RX8b	ProxSense receiver 8b	-
31	-	-	PXS_RX9a	-	-	-	-	-	-	-	-	PXS_RX9a	ProxSense receiver 9a	-
32	-	-	PXS_RX9b	-	-	-	-	-	-	-	-	PXS_RX9b	ProxSense receiver 9b	-
33	18	16	PD0/PXS_TX0	I/O	тс	Х	Х	Х	HS	Х	Х	Port D0	ProxSense transmitter 0	-
34	19	17	PD1/PXS_TX1	I/O	тс	Х	Х	Х	HS	Х	Х	Port D1	ProxSense transmitter 1	-
35	20	-	PD2/PXS_TX2 <sup>(4)</sup>	I/O	тс	Х	Х	Х	HS	Х	Х	Port D2	ProxSense transmitter 2 <sup>(4)</sup>	-
36	21	-	PD3/PXS_TX3 <sup>(4)</sup>	I/O	тс	Х	Х	Х	HS	Х	Х	Port D3	ProxSense transmitter 3 <sup>(4)</sup>	-
37	-	-	VSSIO	S	-	-	-	-	-	-	-	IOs ground	-	-
38	1	1	VDDIO	S	-	1	-	-	-	-	-	IOs power supply	-	-
39	22	18	PD4/PXS_TX4 <sup>(4)</sup>	I/O	тс	Х	Х	Х	HS	Х	х	Port D4	ProxSense transmitter 4 <sup>(4)</sup>	-
39	22	10	/ TIM2_CH1	1/0	10	^	^	^	110	^	^	T OIL D4	Timer 2 - channel 1	-



Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status					
0x00 50D3	WWDG	WWDG_CR	WWDG control register	0x7F					
0x00 50D4	WWDG	WWDG_WR	WWDG window register	UX/F					
0x00 50D5 to 0x00 50D7		Reserved area (11 byte)							
0x00 50E0		IWDG_KR	IWDG key register	0xXX					
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00					
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF					
0x00 50E3 to 0x00 50EF	Reserved area (13 byte)								
0x00 50F0		AWU_CSR	AWU control/status register	0x00					
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F					
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00					
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F					
0x00 50F4 to 0x00 51FF			Reserved area (268 byte)						
0x00 5200		SPI_CR1	SPI control register 1	0x00					
0x00 5201		SPI_CR2	SPI control register 2	0x00					
0x00 5202	SPI	SPI_ICR	SPI interrupt control register	0x00					
0x00 5203		SPI_SR	SPI status register	0x00					
0x00 5204		SPI_DR	SPI data register	0x00					
0x00 5205 to 0x00 520F			Reserved area (11 byte)						



Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5250		TIM2_CR1	TIM2 control register 1	0x00
0x00 5251		TIM2_CR2	TIM2 control register 2	0x00
0x00 5252		TIM2_SMCR	TIM2 slave mode control register	0x00
0x00 5253		TIM2_ETR	TIM2 external trigger register	0x00
0x00 5254		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5255		TIM2_SR1	TIM2 status register 1	0x00
0x00 5256		TIM2_SR2	TIM2 status register 2	0x00
0x00 5257		TIM2_EGR	TIM2 event generation register	0x00
0x00 5258		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5259		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 525A	TIM2	TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 525B	I IIVIZ	TIM2_CNTRH	TIM2 counter register high	0x00
0x00 525C		TIM2_CNTRL	TIM2 counter register low	0x00
0x00 525D		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 525E		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 525F		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5260		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5261		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5262		TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00
0x00 5263		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5264		TIM2_BKR	TIM2 break register	0x00
0x00 5265		TIM2_OISR	TIM2 output idle state register	0x00
0x00 5266 to 0x00 527F			Reserved area (26 byte)	



Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status			
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00			
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00			
0x00 5282		TIM3_SMCR	TIM3 slave mode control register	0x00			
0x00 5283		TIM3_ETR	TIM3 external trigger register	0x00			
0x00 5284		TIM3_IER	TIM3 interrupt enable register	0x00			
0x00 5285		TIM3_SR1	TIM3 status register 1	0x00			
0x00 5286		TIM3_SR2	TIM3 status register 2	0x00			
0x00 5287		TIM3_EGR	TIM3 event generation register	0x00			
0x00 5288		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00			
0x00 5289		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00			
0x00 528A	TIMO	TIM3_CCER1	TIM3 capture/compare enable register 1	0x00			
0x00 528B	TIM3	TIM3_CNTRH	TIM3 counter register high	0x00			
0x00 528C		TIM3_CNTRL	TIM3 counter register low	0x00			
0x00 528D		TIM3_PSCR	TIM3 prescaler register	0x00			
0x00 528E		TIM3_ARRH	TIM3 auto-reload register high	0xFF			
0x00 528F		TIM3_ARRL	TIM3 auto-reload register low	0xFF			
0x00 5290		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00			
0x00 5291					TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00
0x00 5292		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00			
0x00 5293		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00			
0x00 5294		TIM3_BKR	TIM3 break register	0x00			
0x00 5295		TIM3_OISR	TIM3 output idle state register	0x00			
0x00 5296							
to 0x00 52DF			Reserved area (74 byte)				
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00			
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00			
0x00 52E2		TIM4_SMCR	TIM4 Slave mode control register	0x00			
0x00 52E3		TIM4_IER	TIM4 interrupt enable register	0x00			
0x00 52E4	TIM4	TIM4_SR1	TIM4 Status register 1	0x00			
0x00 52E5		TIM4_EGR	TIM4 event generation register	0x00			
0x00 52E6		TIM4_CNTR	TIM4 counter register	0x00			
0x00 52E7		TIM4_PSCR	TIM4 prescaler register	0x00			
0x00 52E8		TIM4_ARR	TIM4 auto-reload register low	0xFF			



Table 9. Interrupt mapping (continued)

				Wakaun	Wakaun	Wokeum	
IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) <sup>(1)</sup>	Vector address
22	TIM3	TIM3 capture/compare interrupt	-	-	Yes	Yes	0x00 8060
23- 24	Reserved						
25	TIM4	TIM4 update/overflow/ trigger interrupt	-	-	Yes	Yes	0x00 806C
26	SPI	SPI TX buffer empty/ RX buffer not empty/ error/wakeup interrupt	Yes	Yes	Yes	Yes	0x00 8070
27	USART	USART transmit data register empty/ transmission complete interrupt	-	-	Yes	Yes	0x00 8074
28	USART	USART received data ready/overrun error/ idle line detected/parity error/global error interrupt	-	-	Yes	Yes	0x00 8078
29	I2C	I2C interrupt <sup>(3)</sup>	Yes	Yes	Yes	Yes	0x00 807C

The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the
interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode.
When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.

<sup>2.</sup> ProxSense activated before executing HALT instruction.

<sup>3.</sup> The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.

# 7 Option byte

Option byte contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated row of the memory.

All option byte can be modified only in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 10* for details on option byte addresses.

Refer to the STM8TL5xxx Flash programming manual (PM0212) and STM8 SWIM and debug manual (UM0470) for information on SWIM programming procedures.

Table 10. Option byte

Addr.	Ontion name	Option	Option bits								Factory default
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	setting
0x4800	Read-out protection (ROP)	ОРТ0		ROP[7:0]							0xAA
0x4801	-	-		Must be programmed to 0x00							0x00
0x4802	User Boot code size (UBC)	OPT1		UBC[7:0]							0x00
0x4803	DATASIZE	OPT2		DATASIZE[7:0]							0x00
0x4807	PCODESIZE	OPT3		PCODESIZE[7:0]						0x00	
0x4808	Window watchdog and independent window watchdog	OPT4 [3:0]		Rese	erved		WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00

Table 11. Option byte description

Option byte number	Description
ОРТ0	ROP[7:0] Memory readout protection (ROP)  0xAA: Readout protection disabled (write access via SWIM protocol) Refer to Read-out protection section in the STM8TL5xxx reference manual (RM0312) for details.
OPT1	UBC[7:0] Size of the user boot code area  0x00: no UBC  0x01-0x02: UBC contains only the interrupt vectors.  0x03: Page 0 and 1 reserved for the interrupt vectors. Page 2 is available to store user boot code. Memory is write protected  0xFF: Page 0 to 254 reserved for UBC, memory is write protected Refer to User boot area (UBC) section in the STM8TL5xxx reference manual (RM0312) for more details.

Table 11. Option byte description (continued)


Option byte number	Description
OPT2	DATASIZE[7:0] Size of the data EEPROM area  0x00: no data EEPROM area  0x01: 1 page reserved for data storage from 0xBFC0 to 0xBFFF  0x02: 2 pages reserved for data storage from 0xBF80 to 0xBFFF   0x20: 32 pages reserved for data storage from 0xB800 to 0xBFFF  Refer to Data EEPROM (DATA) section in the STM8TL5xxx reference manual (RM0312) for more details.
OPT3	PCODESIZE[7:0] Size of the proprietary code area 0x00: No proprietary code area 0x03: TRAP vector and page 2 (0x8080 to 0x80BF) reserved for the proprietary code and read/write protected  0xFF: TRAP vector and page 2 to 254 (0x8080 to 0xBFBF) reserved for the proprietary code and read/write protected Refer to Proprietary code area (PCODE) section in the STM8TLxxxx Programming Manual(PM0212) for more details.
OPT4	IWDG_HW: Independent watchdog  0: Independent watchdog activated by software  1: Independent watchdog activated by hardware  IWDG_HALT: Independent window watchdog reset on Halt/Active-halt  0: Independent watchdog continues running in Halt/Active-halt mode  1: Independent watchdog stopped in Halt/Active-halt mode  WWDG_HW: Window watchdog  0: Window watchdog activated by software  1: Window watchdog activated by hardware  WWDG_HALT: Window watchdog reset on Halt/Active-halt  0: Window watchdog stopped in Halt/Active-halt mode  1: Window watchdog continues running in Halt/Active-halt mode

### Caution:

After a device reset, read access to the program memory is not guaranteed if address 0x4807 is not programmed to 0x00.

### 9.3.2 Power supply

Figure 10. Power supply scheme



- Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These
  capacitors must be placed as close as possible to, or below, the appropriate pins to ensure the correct
  functionality of the device.
- 2. The  $1\mu F$  capacitor must be connected to the  $V_{DD}$  pin.
- 3. The 1µF ceramic capacitor connected to PXS\_VREG must be low ESR (ESR  $\leq$  1 $\Omega$ ).

### 9.3.3 Power-up / power-down operating conditions

Table 17. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate		20	-	1300	μs/V
t <sub>TEMP</sub>	Reset release delay	V <sub>DD</sub> rising	-	1	-	ms
V <sub>POR</sub>	Power on reset threshold		1.44 <sup>(2)</sup>	-	1.65 <sup>(1)</sup>	V
V <sub>PDR</sub>	Power down reset threshold		1.30 <sup>(2)</sup>	-	1.60 <sup>(2)</sup>	V

- 1. Tested in production.
- 2. Data based on characterization results, not tested in production.

577

### Current consumption of on-chip peripherals

Measurement made for  $f_{MASTER}$  = from 2 MHz to 16 MHz

Table 22. Peripheral current consumption

Symbol	Parameter	Typ. V <sub>DD</sub> = 3.0 V	Unit
I <sub>DD(TIM2)</sub>	TIM2 supply current <sup>(1)</sup>	9	
I <sub>DD(TIM3)</sub>	TIM3 supply current <sup>(1)</sup>	9	
I <sub>DD(TIM4)</sub>	TIM4 timer supply current <sup>(1)</sup>	4	μΑ/MHz
I <sub>DD(USART)</sub>	USARTsupply current <sup>(2)</sup>	7	μΑνίνιι ιΖ
I <sub>DD(SPI)</sub>	SPI supply current <sup>(2)</sup>	4	
I <sub>DD(I²C)</sub> I2C supply current <sup>(2)</sup>		4	

Data based on a differential I<sub>DD</sub> measurement between all peripherals off and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pin toggling. Not tested in production.

### **Current consumption with ProxSense peripherals**

Measurement made for  $f_{MASTER}$  = 16 MHz,  $f_{ProxSense}$  = 16 MHz, all other peripherals off and under the following conditions:

PXS\_RxiCSSELR (Sampling Capacitor) = 0x10

PXS RxiEPCCSELR (Electrode Parasitic Capacitance Compensation) = 0x80

Capacitance between Tx and Rx of 10nF

Table 23. ProxSense peripheral current consumption<sup>(1)</sup>

Symbol	ProxSense transmitter Tx	ProxSense receiver Rx	Typical	Unit
I <sub>DD(PXS)</sub>	1	1	0.6	
	1	4	1.1	mA
	1	10	2.3	

1. Data based on characterization, not tested in production

Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pin toggling. Not tested in production.

### 9.3.6 Clock and timing characteristics

#### Internal clock source


The parameters given in *Table 24* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage. They are subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

### High speed internal RC oscillator

Table 24. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
ACC <sub>HSI</sub> Accuracy of HSI oscillator (factory calibrated)	Accuracy of HSI	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-1	-	1	%
		$1.65 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	-3	-	3	%
I <sub>DD(HSI)</sub>	HSI oscillator power consumption		-	70	100	μA

<sup>1.</sup>  $V_{DD}$  = 3V,  $T_A$  = -40 to 125 °C, unless otherwise specified.



52/84 DocID022344 Rev 7




Figure 24. Typ.  $V_{DD}$  -  $V_{OH}$  at  $V_{DD}$  = 1.8V (ProxSense RX ports)

#### 9.3.9 Communication interfaces

### Serial peripheral interface (SPI)

The parameters given in *Table 34* are derived from tests performed under ambient temperature,  $f_{MASTER}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Section 9.3.1 on page 45*, unless otherwise specified. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

**Table 34. SPI characteristics** 

Symbol	Parameter	Conditions <sup>(1)</sup>	Min.	Max.	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode	0	8	MHz
1/t <sub>c(SCK)</sub>		Slave mode	0	8	
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	30	
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4 x t <sub>MASTER</sub>	-	
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	80	-	
t <sub>w(SCKH)</sub> <sup>(2)</sup> t <sub>w(SCKL)</sub> <sup>(2)</sup>	SCK high and low time	Master mode, f <sub>MASTER</sub> = 8 MHz, f <sub>SCK</sub> = 4 MHz	105	145	
$t_{\text{su(MI)}}^{(2)}_{\text{su(SI)}}^{(2)}$	Data input setup time	Master mode	30	-	ns
t <sub>su(SI)</sub> (2)		Slave mode	3	-	
t <sub>h(MI)</sub> (2)	Data input hold time	Master mode	15	-	
t <sub>h(MI)</sub> (2) t <sub>h(SI)</sub> (2)		Slave mode	0	-	115
t <sub>a(SO)</sub> (2)(3)	Data output access time	Slave mode	-	3x t <sub>MASTER</sub>	
t <sub>dis(SO)</sub> (2)(4)	Data output disable time	Slave mode	30	-	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode (after enable edge)	-	60	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode (after enable edge)	-	20	
t <sub>h(SO)</sub> (2)		Slave mode (after enable edge)	15	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode (after enable edge)	1	-	

<sup>1.</sup> Parameters are given by selecting 10–MHz I/O output frequency.

64/84 DocID022344 Rev 7


<sup>2.</sup> Values based on design simulation and/or characterization results, and not tested in production.

<sup>3.</sup> Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

<sup>4.</sup> Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.

## 11 Part numbering

Table 44. Ordering information scheme



For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.



### 12 STM8 development tools

Development tools for the STM8 microcontrollers include the very low-cost debugger and programmer tool ST-Link supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

#### 12.1 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8. A free version that outputs up to 32 Kbytes of code is available.

#### 12.1.1 STM8 toolset

80/84

**STM8 toolset** with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

**ST Visual Develop (STVD)** – Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface

**ST Visual Programmer (STVP)** – Easy-to-use, unlimited graphical interface allowing read, write and verify of your STM8 microcontroller Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.



#### 12.1.2 STM-STUDIO

**STM-STUDIO** helps debug and diagnose STM8 and STM32 applications while they are running by reading and displaying their variables in real-time. STM-STUDIO perfectly complements traditional debugging tools to fine tune applications. It is well suited for debugging applications which cannot be stopped, such as TouchSensing applications. Its easy-to-use, graphical interface features:

- Non-intrusive read on-the-fly variables from RAM while the application is running
- Parse DWARF debugging information in the ELF application executable file
- Possibility to log data into a file, and replay later (exhaustive record display, not realtime)
- 2 types of viewers:
  - Variable viewer: Real-time waveforms, oscilloscope-like graphs
  - TouchPoint viewer: Association of 2 variables, one on the X axis, one on the Y axis

#### 12.1.3 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of your application directly from an easy-to-use graphical interface.

Available toolchains include:

- **Cosmic C compiler for STM8** One free version that outputs up to 32 Kbytes of code is available. For more information, see www.cosmic-software.com.
- *IAR embedded workbench* The C compiler for STM8 which is included in the toolset is free for up to 8Kbytes of code. For more information, see www.iar.com.
- Raisonance C compiler for STM8 One free version that outputs up to 32 Kbytes of code. For more information, see www.raisonance.com.
- **STM8 assembler linker** Free assembly toolchain included in the STVD toolset, which allows you to assemble and link your application source code.

## 12.2 Programming tools

During the development cycle, ST-Link provides in-circuit programming of the STM8 Flash microcontroller on your application board via the SWIM protocol.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

Table 45. Document revision history (continued)

Date	Revision	Changes
28-May-2015	6	Updated Figure 27: SPI timing diagram - slave mode and CPHA = 0.
01-Jul-2015	7	Added the footnotes about "D" and E1" dimensions below <i>Table 43:</i> TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data.