# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5643lff2mlq1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Introduction

# 1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the devices.

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5643L series of microcontroller units (MCUs). For functional characteristics, see the *MPC5643L Microcontroller Reference Manual*. For use of the MPC5643Lin a fail-safe system according to safety standard ISO26262, see the *Safety Application Guide for MPC5643L*.

# 1.2 Description

The MPC5643L series microcontrollers are system-on-chip devices that are built on Power Architecture technology and contain enhancements that improve the architecture's fit in embedded applications, include additional instruction support for digital signal processing (DSP) and integrate technologies such as an enhanced time processor unit, enhanced queued analog-to-digital converter, Controller Area Network, and an enhanced modular input-output system.

The MPC5643L family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address electrical hydraulic power steering (EHPS), electric power steering (EPS) and airbag applications. The advanced and cost-efficient host processor core of the MPC5643L automotive controller family complies with the Power Architecture embedded category. It operates at speeds as high as 120 MHz and offers high-performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users' implementations.

# 1.3 Device comparison

	Feature	MPC5643L					
CPU	Туре	2 x e200z4 (in lock-step or decoupled operation)					
	Architecture	Harvard					
	Execution speed	0–120 MHz (+2% FM)					
	DMIPS intrinsic performance	>240 MIPS					
	SIMD (DSP + FPU)	Yes					
	MMU	16 entry					
	Instruction set PPC	Yes					
	Instruction set VLE	Yes					
	Instruction cache	4 KB, EDC					
	MPU-16 regions	Yes, replicated module					
	Semaphore unit (SEMA4)	Yes					
Buses	Core bus	AHB, 32-bit address, 64-bit data					
	Internal periphery bus	32-bit address, 32-bit data					
Crossbar	Master × slave ports	Lock Step Mode: 4 × 3 Decoupled Parallel Mode: 6 × 3					

### Table 1. MPC5643L device summary

• Transfer control descriptors mapped inside the SRAM

The eDMA controller is replicated for each processing channel.

# 1.5.5 On-chip flash memory with ECC

This device includes programmable, non-volatile flash memory. The non-volatile memory (NVM) can be used for instruction storage or data storage, or both. The flash memory module interfaces with the system bus through a dedicated flash memory array controller. It supports a 64-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Buffer misses incur a 3 wait state response at 120 MHz.

The flash memory module provides the following features

- 1 MB of flash memory in unique multi-partitioned hard macro
- Sectorization:  $16 \text{ KB} + 2 \times 48 \text{ KB} + 16 \text{ KB} + 2 \times 64 \text{ KB} + 2 \times 128 \text{ KB} + 2 \times 256 \text{ KB}$
- EEPROM emulation (in software) within same module but on different partition
- 16 KB test sector and 16 KB shadow block for test, censorship device and user option bits
- Wait states:
  - 3 wait states for frequencies =< 120 MHz
  - 2 wait states for frequencies =< 80 MHz
  - 1 wait state for frequencies =< 60 MHz
- Flash memory line 128-bit wide with 8-bit ECC on 64-bit word (total 144 bits)
- Accessed via a 64-bit wide bus for write and a 128-bit wide array for read operations
- 1-bit error correction, 2-bit error detection

### 1.5.6 On-chip SRAM with ECC

The MPC5643L SRAM provides a general-purpose single port memory.

ECC handling is done on a 32-bit boundary for data and it is extended to the address to have the highest possible diagnostic coverage including the array internal address decoder.

The SRAM module provides the following features:

- System SRAM: 128 KB
- ECC on 32-bit word (syndrome of 7 bits)
  - ECC covers SRAM bus address
- 1-bit error correction, 2-bit error detection
- Wait states:
  - 1 wait state for frequencies =< 120 MHz
  - 0 wait states for frequencies =< 80 MHz

### 1.5.7 Platform flash memory controller

The following list summarizes the key features of the flash memory controller:

- Single AHB port interface supports a 64-bit data bus. All AHB aligned and unaligned reads within the 32-bit container are supported. Only aligned word writes are supported.
- Array interfaces support a 128-bit read data bus and a 64-bit write data bus for each bank.
- Code flash (bank0) interface provides configurable read buffering and page prefetch support.
  - Four page-read buffers (each 128 bits wide) and a prefetch controller support speculative reading and optimized flash access.

#### Introduction

AHB transfer	Data phase wait states	Description
e200z4d data write	0	SRAM 64-bit write (executed as 2 x 32-bit writes)
e200z4d data write	0–2	SRAM 8-,16-bit write (Read-modify-Write for ECC)
e200z4d flash memory read	0	Flash memory prefetch buffer hit (page hit)
e200z4d flash memory read	3	Flash memory prefetch buffer miss (at 120 MHz; includes 1 cycle of program flash memory controller arbitration)

Table 2. Platform memory access time summary (continued)

# 1.5.10 Error Correction Status Module (ECSM)

The ECSM on this device manages the ECC configuration and reporting for the platform memories (flash memory and SRAM). It does not implement the actual ECC calculation. A detected error (double error for flash memory or SRAM) is also reported to the FCCU. The following errors and indications are reported into the ECSM dedicated registers:

- ECC error status and configuration for flash memory and SRAM
- ECC error reporting for flash memory
- ECC error reporting for SRAM
- ECC error injection for SRAM

# 1.5.11 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

# 1.5.12 Interrupt Controller (INTC)

The INTC provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high-priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

The INTC provides the following features:

- Duplicated periphery
- Unique 9-bit vector per interrupt source
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Priority elevation for shared resource

The INTC is replicated for each processor.

#### Introduction

- Double buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software control for each PWM output
- All outputs can be forced to a value simultaneously
- PWMX pin can optionally output a third signal from each channel
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- Option to supply the source for each complementary PWM signal pair from any of the following:
  - External digital pin
  - Internal timer channel
  - External ADC input, taking into account values set in ADC high- and low-limit registers
- DMA support

### 1.5.31 eTimer module

The MPC5643L provides three eTimer modules (on the LQFP package eTimer\_2 is available internally only without any external I/O access). Six 16-bit general purpose up/down timer/counters per module are implemented with the following features:

- Maximum clock frequency of 120 MHz
- Individual channel capability
  - Input capture trigger
  - Output compare
  - Double buffer (to capture rising edge and falling edge)
  - Separate prescaler for each counter
  - Selectable clock source
  - 0–100% pulse measurement
  - Rotation direction flag (Quad decoder mode)
- Maximum count rate
  - Equals peripheral clock divided by 2 for external event counting
  - Equals peripheral clock for internal clock counting
- Cascadeable counters
- Programmable count modulo
- Quadrature decode capabilities
- Counters can share available input pins
- Count once or repeatedly
- Preloadable counters
- Pins available as GPIO when timer functionality not in use
- DMA support

#### Package pinouts and signal descriptions

Pin #	Port/function	Peripheral	Output function	Input function
14	A[5]	SIUL	GPIO[5]	GPIO[5]
		DSPI_1	CS0	CS0
		eTimer_1	ETC[5]	ETC[5]
		DSPI_0	CS7	—
		SIUL	_	EIRQ[5]
15	C[7]	SIUL	GPIO[39]	GPIO[39]
		FlexPWM_0	A[1]	A[1]
		SSCM	DEBUG[7]	—
		DSPI_0	—	SIN
16	V <sub>DD_HV_REG_0</sub>		_	
17	$V_{SS_LV_COR}$		—	
18	V <sub>DD_LV_COR</sub>		—	
19	F[7]	SIUL	GPIO[87]	GPIO[87]
		NPC	МСКО	—
20	F[8]	SIUL	GPIO[88]	GPIO[88]
		NPC	MSEO[1]	—
21	V <sub>DD_HV_IO</sub>		_	
22	V <sub>SS_HV_IO</sub>		_	
23	F[9]	SIUL	GPIO[89]	GPIO[89]
		NPC	MSEO[0]	—
24	F[10]	SIUL	GPIO[90]	GPIO[90]
		NPC	EVTO	—
25	F[11]	SIUL	GPIO[91]	GPIO[91]
		NPC	—	EVTI
26	D[9]	SIUL	GPIO[57]	GPIO[57]
		FlexPWM_0	X[0]	X[0]
		LINFlexD_1	TXD	—
27	V <sub>DD_HV_OSC</sub>		_	
28	V <sub>SS_HV_OSC</sub>			
29	XTAL			
30	EXTAL		_	
31	RESET		_	

Table 3. 144 LQFP pin function summary (continued)

# 2.4 Pin muxing

Table 7 defines the pin list and muxing for this device.

Each entry of Table 7 shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by ALTO.

### NOTE

Pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.

Pins labeled "Reserved" are to be tied to ground. Not doing so may cause unpredictable device behavior.

Port			Alternate	Output	Input	Input mux	Weak pull	Pad s	peed <sup>1</sup>		Pin #						
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0		144 pkg	257 pkg					
	Port A																
A[0]	PCR[0]	SIUL	GPIO[0]	ALT0	GPIO[0]	—	—	М	S		73	T14					
		eTimer_0	ETC[0]	ALT1	ETC[0]	PSMI[35]; PADSEL=0	_										
		DSPI_2	SCK	ALT2	SCK	PSMI[1]; PADSEL=0											
		SIUL	—	—	EIRQ[0]	—	_										
A[1]	PCR[1]	SIUL	GPIO[1]	ALT0	GPIO[1]	—	—	М	S		74	R14					
		eTimer_0	ETC[1]	ALT1	ETC[1]	PSMI[36]; PADSEL=0	-	•									
		DSPI_2	SOUT	ALT2	—	—											
		SIUL	—	—	EIRQ[1]	—	]										

### Table 7. Pin muxing

MPC5643L	
Microcontroller	
Data	
Sheet,	
Rev. 9	

### Table 7. Pin muxing (continued)

Port			Alternate	Quatawat	lanat	have a second	Weak pull	Pad s	peed <sup>1</sup>	d <sup>1</sup> Pin #					
name	PCR	Peripheral	output function	Output mux sel	Input functions	select	config during reset	SRC = 1	SRC = 0	144 pkg	257 pkg				
A[2]	PCR[2]	SIUL	GPIO[2]	ALT0	GPIO[2]	—	Pull down	М	S	84	N16				
		eTimer_0	ETC[2]	ALT1	ETC[2]	PSMI[37]; PADSEL=0									
		FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=0									
		DSPI_2	—	—	SIN	PSMI[2]; PADSEL=0									
		MC_RGM	_	—	ABS[0]										
		SIUL	_	—	EIRQ[2]	—									
A[3]	PCR[3]	SIUL	GPIO[3]	ALT0	GPIO[3]		Pull down	М	S	92	K17				
		eTimer_0	ETC[3]	ALT1	ETC[3]	PSMI[38]; PADSEL=0									
		DSPI_2	CS0	ALT2	CS0	PSMI[3]; PADSEL=0			_						
	-	FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=0									
		MC_RGM	_	—	ABS[2]										
		SIUL		—	EIRQ[3]	_									
A[4]	PCR[4]	SIUL	GPIO[4]	ALT0	GPIO[4]	—	Pull down	М	S	108	C16				
		eTimer_1	ETC[0]	ALT1	ETC[0]	PSMI[9]; PADSEL=0									
		DSPI_2	CS1	ALT2	_										
		eTimer_0	ETC[4]	ALT3	ETC[4]	PSMI[7]; PADSEL=0									
		MC_RGM	—	—	FAB	—									
		SIUL	_	—	EIRQ[4]	_									

### Table 7. Pin muxing (continued)

Port			Alternate	Output	loout		Weak pull	Pad s	peed <sup>1</sup>	Pin	#
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	14 pk	4 257 g pkg
A[5]	PCR[5]	SIUL	GPIO[5]	ALT0	GPIO[5]	—	—	М	S	14	H4
		DSPI_1	CS0	ALT1	CS0	—					
		eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=0					
		DSPI_0	CS7	ALT3	—	_					
		SIUL	—	—	EIRQ[5]	—					
A[6]	PCR[6]	SIUL	GPIO[6]	ALT0	GPIO[6]	—	—	М	S	2	G4
		DSPI_1	SCK	ALT1	SCK	—					
		SIUL	—	—	EIRQ[6]	—					
A[7]	PCR[7]	SIUL	GPIO[7]	ALT0	GPIO[7]	_	—	М	S	1(	F3
		DSPI_1	SOUT	ALT1	—	_					
		SIUL	_		EIRQ[7]	_					
A[8]	PCR[8]	SIUL	GPIO[8]	ALT0	GPIO[8]	_	—	М	S	12	F4
		DSPI_1	—	—	SIN	_					
		SIUL			EIRQ[8]	_					
A[9]	PCR[9]	SIUL	GPIO[9]	ALT0	GPIO[9]	_	—	М	S	13	4 B6
		DSPI_2	CS1	ALT1	—	_					
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=1	-				
		FlexPWM_0	—	—	FAULT[0]	PSMI[16]; PADSEL=0		1			

Port

name

A[13]

A[14]

A[15]

B[0]

PCR

PCR[13]

PCR[14]

PCR[15]

SIUL

FlexCAN\_1

eTimer\_1

SIUL

SIUL

eTimer\_1

GPIO[14]

TXD

ETC[4]

\_

GPIO[15]

ETC[5]

	Table 7. Pin muxing (continued)												
	Alternate	Output	Input	Input mux	Weak pull	Pad speed <sup>1</sup>							
Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0						
SIUL	GPIO[13]	ALT0	GPIO[13]	_	—	М	S						
FlexPWM_0	B[2]	ALT2	B[2]	PSMI[26]; PADSEL=1									
DSPI_2	—	—	SIN	PSMI[2]; PADSEL=1									
FlexPWM_0	—	—	FAULT[0]	PSMI[16]; PADSEL=1									
SIUL	—	—	EIRQ[12]										

GPIO[14]

—

ETC[4]

EIRQ[13]

GPIO[15]

ETC[5]

\_

\_ PSMI[13];

PADSEL=0

—

\_

PSMI[14];

PADSEL=1

ALT0

ALT1

ALT2

\_

ALT0

ALT2

	FlexCAN_1	—	—	RXD	PSMI[34]; PADSEL=0					
	FlexCAN_0		_	RXD	PSMI[33]; PADSEL=0					
	SIUL	_	_	EIRQ[14]	_					
				Port B						
PCR[16]	SIUL	GPIO[16]	ALT0	GPIO[16]	—	_	М	S	109	B15
	FlexCAN_0	TXD	ALT1	_	—					
	eTimer_1	ETC[2]	ALT2	ETC[2]	PSMI[11]; PADSEL=0					
	SSCM	DEBUG[0]	ALT3	_	—					
	SIUL	_		EIRQ[15]	_					

Pin #

144

pkg

136

143

144

Μ

М

\_

\_\_\_\_

S

S

257

pkg

C6

Β4

D3

**Electrical characteristics** 

### 3.4.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>I</sub>, can be obtained from Equation 1:

$$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{A}} + (\mathbf{R}_{\theta \mathbf{J} \mathbf{A}} \times \mathbf{P}_{\mathbf{D}})$$
 Eqn. 1

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (<sup>o</sup>C/W)

 $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in Equation 2 as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 2

where:

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using Equation 3:

$$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{T}} + (\Psi_{\mathbf{J}\mathbf{T}} \times \mathbf{P}_{\mathbf{D}})$$
 Eqn. 3

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{\text{IT}}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 3.4.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road

Symbol		Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>OH_M</sub>	Ρ	Medium, high level output voltage	I <sub>OH</sub> = -2 mA	$V_{DD_HV_IOx} - 0.8$	_	_	V
V <sub>OL_F</sub>	Ρ	Fast, high level output voltage	I <sub>OL</sub> = 11 mA	—	_	0.5	V
V <sub>OH_F</sub>	Ρ	Fast, high level output voltage	I <sub>OH</sub> = -11 mA	$V_{DD_HV_IOx} - 0.8$	_	_	V
V <sub>OL_SYM</sub>	Ρ	Symmetric, high level output voltage	I <sub>OL</sub> = 1.5 mA		—	0.5	V
V <sub>OH_SYM</sub>	Ρ	Symmetric, high level output voltage	I <sub>OH</sub> = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	_	—	V
I <sub>INJ</sub>	Т	DC injection current per pin (all bi-directional ports)	_	-1	_	1	mA
I <sub>PU</sub>	Ρ	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	_	_	μA
			$V_{IN} = V_{IH}$	_	_	-10	
I <sub>PD</sub>	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10		_	μA
			$V_{IN} = V_{IH}$	_		130	
IIL	Ρ	Input leakage current (all bidirectional ports)	T <sub>J</sub> = −40 to +150 °C	-1	_	1	μΑ
		Input leakage current (all ADC input-only ports) <sup>4</sup>		-0.25	_	0.25	
		Input leakage current (shared ADC input-only ports)		-0.3	_	0.3	
V <sub>ILR</sub>	Ρ	RESET, low level input voltage	_	-0.1 <sup>2</sup>	_	0.35 V <sub>DD_HV_IOx</sub>	V
V <sub>IHR</sub>	Ρ	RESET, high level input voltage	—	0.65 V <sub>DD_HV_IOx</sub>		V <sub>DD_HV_IOx</sub> +0.1 <sup>2</sup>	V
V <sub>HYSR</sub>	D	RESET, Schmitt trigger hysteresis	—	0.1 V <sub>DD_HV_IOx</sub>	_	_	V
V <sub>OLR</sub>	D	RESET, low level output voltage	$I_{OL} = 2 \text{ mA}$	—	—	0.5	V
I <sub>PD</sub>	D	RESET, equivalent pull-down	$V_{IN} = V_{IL}$	10	_	—	μA
		current	$V_{IN} = V_{IH}$	_		130	

Table 19. DC electrical characteristics <sup>1</sup>	(continued)
--	-------------

<sup>1</sup> These specifications are design targets and subject to change per device characterization.

 $^2$  "SR" parameter values must not exceed the absolute maximum ratings shown in Table 8.

 $^3\,$  The max input voltage on the ADC pins is the ADC reference voltage VDD\_HV\_ADRx.

<sup>4</sup> Measured values are applicable to all modes of the pad i.e. IBE = 0/1 and / or APC= 0/1.

## 3.10 Supply current characteristics

Current consumption data is given in Table 20. These specifications are design targets and are subject to change per device characterization.

Symbol		Parameter	Conditions	Min	Тур	Max	Unit
t <sub>lpll</sub>	D	FMPLL lock time 6, 7	_	_	_	200	μs
t <sub>dc</sub>	D	Duty cycle of reference	—	40	_	60	%
C <sub>JITTER</sub>	Т	CLKOUT period jitter <sup>8,9,10,11</sup>	Long-term jitter (avg. over 2 ms interval), f <sub>FMPLLOUT</sub> maximum	-6	_	6	ns
$\Delta t_{PKJIT}$	Т	Single period jitter (peak to peak)	Single period jitter (peak to peak) PHI @ 120 MHz, Input clock @ 4 MHz		_	175	ps
			PHI @ 100 MHz, Input clock @ 4 MHz	—	_	185	ps
			PHI @ 80 MHz, Input clock @ 4 MHz	—	_	200	ps
$\Delta t_{LTJIT}$	Т	Long term jitter	PHI @ 16 MHz, Input clock @ 4 MHz	—	_	±6	ns
f <sub>LCK</sub>	D	Frequency LOCK range	—	-6	_	6	% f <sub>FMPLLOUT</sub>
f <sub>UL</sub>	D	Frequency un-LOCK range	—	-18	_	18	% f <sub>FMPLLOUT</sub>
fcs	D	Modulation depth	Center spread	±0.25	_	±2.0	%
TDS			Down spread	-0.5	_	-8.0	<sup>T</sup> FMPLLOUT
f <sub>MOD</sub>	D	Modulation frequency <sup>12</sup>	_	—	—	100	kHz

lable 23. FMPLL electrical characteristics (continued
---

<sup>1</sup> Considering operation with FMPLL not bypassed.

<sup>2</sup> With FM; the value does not include a possible +2% modulation

<sup>3</sup> "Loss of Reference Frequency" window is the reference frequency range outside of which the FMPLL is in self clocked mode.

- <sup>4</sup> Self clocked mode frequency is the frequency that the FMPLL operates at when the reference frequency falls outside the f<sub>LOR</sub> window.
- <sup>5</sup>  $f_{VCO}$  is the frequency at the output of the VCO; its range is 256–512 MHz.  $f_{SCM}$  is the self-clocked mode frequency (free running frequency); its range is 20–150 MHz.  $f_{SYS} = f_{VCO}$ +ODF
- <sup>6</sup> This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this FMPLL, load capacitors should not exceed these limits.
- <sup>7</sup> This specification applies to the period required for the FMPLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- <sup>8</sup> This value is determined by the crystal manufacturer and board design.
- <sup>9</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>SYS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FMPLL circuitry via V<sub>DDPLL</sub> and V<sub>SSPLL</sub> and variation in crystal oscillator frequency increase the C<sub>JITTER</sub> percentage for a given interval.
- <sup>10</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>11</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C<sub>JITTER</sub> and either f<sub>CS</sub> or f<sub>DS</sub> (depending on whether center spread or down spread modulation is enabled).
- <sup>12</sup> Modulation depth is attenuated from depth setting when operating at modulation frequencies above 50 kHz.

**Electrical characteristics** 

The reset sequences shown in Figure 15 and Figure 16 are triggered by functional reset events. RESET is driven low during these two reset sequences *only if* the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET low for the duration of the internal reset sequence<sup>1</sup>.

## 3.19.3 Reset sequence trigger mapping

The following table shows the possible trigger events for the different reset sequences. It specifies the reset sequence start conditions as well as the reset sequence end indications that are the basis for the timing data provided in Table 31.

			Res		set Sequenc	e	
Reset Sequence Trigger	Reset Sequence Start Condition	Reset Sequence End Indication	Destructiv e Reset Sequence, BIST enabled <sup>1</sup>	Destructiv e Reset Sequence, BIST disabled <sup>1</sup>	External Reset Sequenc e Long, BIST enabled	Functiona I Reset Sequenc e Long	Functiona I Reset Sequenc e Short
All internal destructive reset sources (LVDs or internal HVD during power-up and during operation)	Section 3.1 9.4.1, Destructive reset	Release of RESET <sup>2</sup>	triggers		cannot trigger	cannot trigger	cannot trigger
Assertion of RESET <sup>3</sup>	Section 3.1 9.4.2, External reset via RESET		cannot trigger		triggers <sup>4</sup>	triggers <sup>5</sup>	triggers <sup>6</sup>
All internal functional reset sources configured for long reset	Sequence starts with internal reset trigger	Release of RESET <sup>7</sup>	cannot trigger		cannot trigger	triggers	cannot trigger
All internal functional reset sources configured for short reset			cannot	trigger	cannot trigger	cannot trigger	triggers

|--|

<sup>1</sup> Whether BIST is executed or not depends on the chip configuration data stored in the shadow sector of the NVM.

<sup>2</sup> End of the internal reset sequence (as specified in Table 31) can only be observed by release of RESET if it is not held low externally beyond the end of the internal sequence which would prolong the internal reset PHASE3 till RESET is released externally.

<sup>3</sup> The assertion of RESET can only trigger a reset sequence if the device was running (RESET released) before. RESET does not gate a *Destructive Reset Sequence*, *BIST enabled* or a *Destructive Reset Sequence*, *BIST disabled*. However, it can prolong these sequences if RESET is held low externally beyond the end of the internal sequence (beyond PHASE3).

1.See RGM\_FBRE register for more details.

**Electrical characteristics** 



Figure 28. Nexus TDI, TMS, TDO timing

# 3.20.5 External interrupt timing (IRQ pin)

### Table 38. External interrupt timing

No.	Symbol Parameter		Parameter	Conditions	Min	Мах	Unit
1	t <sub>IPWL</sub>	D	IRQ pulse width low	—	3	_	t <sub>CYC</sub>
2	t <sub>IPWH</sub>	D	IRQ pulse width high	—	3	—	t <sub>CYC</sub>
3	t <sub>ICYC</sub>	D	IRQ edge to edge time <sup>1</sup>	—	6	—	t <sub>CYC</sub>

<sup>1</sup> Applies when IRQ pins are configured for rising edge or falling edge events, but not both.



Figure 29. External interrupt timing

# 3.20.6 DSPI timing

No.	Sym	bol	Parameter	Conditions	Min Max		Unit
1	t <sub>SCK</sub>	D	DSPI cycle time	Master (MTFE = 0)	62		ns
		D		Slave (MTFE = 0)	62	_	
		D		Slave Receive Only Mode <sup>1</sup>	16	_	
2	t <sub>CSC</sub>	D	PCS to SCK delay	—	16	_	ns
3	t <sub>ASC</sub>	D	After SCK delay	—	16	_	ns
4	t <sub>SDC</sub>	D	SCK duty cycle	—	t <sub>SCK</sub> /2 - 10	t <sub>SCK</sub> /2 + 10	ns
5	t <sub>A</sub>	D	Slave access time	SS active to SOUT valid		40	ns
6	t <sub>DIS</sub>	D	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	_	10	ns
7	t <sub>PCSC</sub>	D	PCSx to PCSS time	—	13	—	ns
8	t <sub>PASC</sub>	D	PCSS to PCSx time	—	13	_	ns
9	t <sub>SUI</sub>	D	Data setup time for inputs	Master (MTFE = 0)	20	—	ns
				Slave	2	—	
				Master (MTFE = 1, CPHA = 0)	5	_	
				Master (MTFE = 1, CPHA = 1)	20	_	
10	t <sub>HI</sub>	D	Data hold time for inputs	Master (MTFE = 0)	-5	_	ns
				Slave	4	_	
				Master (MTFE = 1, CPHA = 0)	11	_	
				Master (MTFE = 1, CPHA = 1)	-5	_	
11	t <sub>SUO</sub>	D	Data valid (after SCK edge)	Master (MTFE = 0)	_	4	ns
				Slave	_	23	
				Master (MTFE = 1, CPHA = 0)	_	12	
				Master (MTFE = 1, CPHA = 1)	_	4	

### Table 39. DSPI timing

**Electrical characteristics** 









Note: The numbers shown are referenced in Table 39.





Note: The numbers shown are referenced in Table 39.





Note: The numbers shown are referenced in Table 39.

Figure 38. DSPI PCS strobe (PCSS) timing

# 4 Package characteristics

# 4.1 Package mechanical data

#### **Document revision history**

Part number <sup>1</sup>	Flash/SRAM	Package	Speed (MHz) <sup>2</sup>	Other features
SPC5643LF2MLQ8	1 MB/128 KB	144 LQFP (Pb free)	80	No FlexRay -40-125 °C
SPC5643LF2MMM8	1 MB/128 KB	257 MAPBGA (Pb free)	80	No FlexRay -40-125 °C
SPC5643LFF2VLQ8	1 MB/128 KB	144 LQFP (Pb free)	80	FlexRay –40–105 °C
SPC5643LFF2VMM8	1 MB/128 KB	257 MAPBGA (Pb free)	80	FlexRay –40–105 °C
SPC5643LF2VLQ8	1 MB/128 KB	144 LQFP (Pb free)	80	No FlexRay -40-105 °C
SPC5643LF2VMM8	1 MB/128 KB	257 MAPBGA (Pb free)	80	No FlexRay -40-105 °C

Table 40. Orderable	part number	summary	(continued)
---------------------	-------------	---------	-------------

<sup>1</sup> All packaged devices are SPC, rather than MPC or SPC, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete. Not all configurations are available in the SPC parts.

<sup>2</sup> This speed rating does not include the  $\pm 2\%$  for frequency modulation.

# 6 Document revision history

Table 41 summarizes revisions to this document.

### Table 41. Revision history

Revision	Date	Description of changes
1	2 Mar 2009	Initial release.
2	5 May 2009	Updated, Advance Information. —Revised SINAD/SNR specifications. — Updated pinout and pin multiplexing information.
3	5 Oct 2009	<ul> <li>Updated, Advance Information, Public release.</li> <li>Throughout this document, added information for 257 MAPBGA package.</li> <li>Updated Table 1, MPC5643L device summary.</li> <li>Updated Section 1.3, Feature Details.</li> <li>Updated pin-out and pin multiplexing tables.</li> <li>In Section 3, Electrical characteristics, added symbols for signal characterization methods.</li> <li>In Table 8, updated maximum ratings.</li> <li>In Table 10 and Table 11, removed moving-air thermal characteristics.</li> <li>Updated Section 3.14, ADC electrical characteristics.</li> <li>Updated Section 3.15, Flash memory electrical characteristics.</li> <li>Updated Section 3.17.1, RESET pin characteristics.</li> <li>Updated Section 3.17.6, DSPI timing.</li> <li>Updated Section 5, Ordering information.</li> </ul>

#### **Document revision history**

Revision	Date	Description of changes
		<ul> <li>Added Table 29 (MPC5643L SWG Specifications)</li> <li>In Table 29 (MPC5643L SWG Specifications)</li> <li>Added table footnote for Common Mode.</li> <li>Changed text from "internal device pad resistance" to "internal device routing resistance".</li> <li>Added Table 20 (PC5643L SWG Specifications) (3.3 V, IPP_HVE = 0)), removed the row of pad "Pull Up/Downc(3.6 V max)".</li> <li>In Table 30 (Pad AC specifications (3.3 V, IPP_HVE = 0)), removed the row of pad "Pull Up/Downc(3.6 V max)".</li> <li>In Table 40 (Orderable part number summary) and Figure 43, updated part numbers (changed 'PPC' to 'SPC' and 'F0' to 'F2').</li> <li>Replaced Figure 39, Figure 40, Figure 41, Figure 42 with the new versions.</li> <li>InTable 18 (Voltage regulator electrical specifications), changed the symbol of spec external decoupling capacitor from SR to C<sub>ext</sub>.</li> <li>In Figure 4, changed the ESR range in note text to 1 mW to 100 mW from 30 mW to 150 mW.</li> <li>In Section 1.5.32, "Sine Wave Generator (SWG)" removed the following text: Frequency range from 1kHz to 50kHz.</li> <li>Sine wave amplitude from 0.47 V to 2.26 V.</li> <li>In Table 20 (Current consumption characteristics)", changed symbol from 'C' to 'T', added "operating current" to the parameter and updated the maximum value for five additional RunIDD parameters.</li> <li>In Table 20 (Current consumption characteristics), changed "Conditions" from '1.2 V supplies' to '1.2 V supplies during LBIST (full LBIST configuration)' for all the parameters.</li> <li>Removed Table "SWG electrical specifications), changed the "Digital supply high voltage detector upper threshold low limit (After a destructive reset initialization phase completion)" from 1.43V to 1.38V.</li> <li>Added Table 17 (Recommended operating characteristics).</li> <li>Updated the IDD values in Table 20 (Current consumption characteristics).</li> <li>Updated the IDD values in Table 20 (Current consumption characteristics). Changed conditions text from "1.2 supplies during LBIST (full LBIST configuration)"</li></ul>
8.1	07 May 2012	Deleted the Footer "Preliminary-Subject to Change Without Notice" label.

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2009–2013 Freescale Semiconductor, Inc.

Document Number: MPC5643L Rev. 9 6/2013



