




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	257-LFBGA
Supplier Device Package	257-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5643lff2mmm1

Table of Contents

1	Introduction	3	1.5.40 Voltage regulator / Power Management Unit (PMU)	22
1.1	Document overview	3	1.5.41 Built-In Self-Test (BIST) capability	22
1.2	Description	3	2	Package pinouts and signal descriptions
1.3	Device comparison	3	2.1	Package pinouts
1.4	Block diagram	5	2.2	Supply pins
1.5	Feature details	7	2.3	System pins
1.5.1	High-performance e200z4d core	7	2.4	Pin muxing
1.5.2	Crossbar switch (XBAR)	8	3	Electrical characteristics
1.5.3	Memory Protection Unit (MPU)	8	3.1	Introduction
1.5.4	Enhanced Direct Memory Access (eDMA)	8	3.2	Absolute maximum ratings
1.5.5	On-chip flash memory with ECC	9	3.3	Recommended operating conditions
1.5.6	On-chip SRAM with ECC	9	3.4	Thermal characteristics
1.5.7	Platform flash memory controller	9	3.4.1	General notes for specifications at maximum junction temperature
1.5.8	Platform Static RAM Controller (SRAMC)	10	3.5	Electromagnetic Interference (EMI) characteristics
1.5.9	Memory subsystem access time	10	3.6	Electrostatic discharge (ESD) characteristics
1.5.10	Error Correction Status Module (ECSM)	11	3.7	Static latch-up (LU)
1.5.11	Peripheral bridge (PBRIDGE)	11	3.8	Voltage regulator electrical characteristics
1.5.12	Interrupt Controller (INTC)	11	3.9	DC electrical characteristics
1.5.13	System clocks and clock generation	12	3.10	Supply current characteristics
1.5.14	Frequency-Modulated Phase-Locked Loop (FMPLL)	12	3.11	Temperature sensor electrical characteristics
1.5.15	Main oscillator	13	3.12	Main oscillator electrical characteristics
1.5.16	Internal Reference Clock (RC) oscillator	13	3.13	FMPLL electrical characteristics
1.5.17	Clock, reset, power, mode and test control modules (MC_CGM, MC_RGM, MC_PCU, and MC_ME)	13	3.14	16 MHz RC oscillator electrical characteristics
1.5.18	Periodic Interrupt Timer Module (PIT)	13	3.15	ADC electrical characteristics
1.5.19	System Timer Module (STM)	13	3.15.1	Input Impedance and ADC Accuracy
1.5.20	Software Watchdog Timer (SWT)	14	3.16	Flash memory electrical characteristics
1.5.21	Fault Collection and Control Unit (FCCU)	14	3.17	SWG electrical characteristics
1.5.22	System Integration Unit Lite (SIUL)	14	3.18	AC specifications
1.5.23	Non-Maskable Interrupt (NMI)	14	3.18.1	Pad AC specifications
1.5.24	Boot Assist Module (BAM)	14	3.19	Reset sequence
1.5.25	System Status and Configuration Module (SSCM)	15	3.19.1	Reset sequence duration
1.5.26	FlexCAN	15	3.19.2	Reset sequence description
1.5.27	FlexRay	16	3.19.3	Reset sequence trigger mapping
1.5.28	Serial communication interface module (LINFlexD)	16	3.19.4	Reset sequence — start condition
1.5.29	Deserial Serial Peripheral Interface (DSPI)	17	3.19.5	External watchdog window
1.5.30	FlexPWM	17	3.20	AC timing characteristics
1.5.31	eTimer module	18	3.20.1	RESET pin characteristics
1.5.32	Sine Wave Generator (SWG)	19	3.20.2	WKUP/NMI timing
1.5.33	Analog-to-Digital Converter module (ADC)	19	3.20.3	IEEE 1149.1 JTAG interface timing
1.5.34	Cross Triggering Unit (CTU)	19	3.20.4	Nexus timing
1.5.35	Cyclic Redundancy Checker (CRC) Unit	20	3.20.5	External interrupt timing (IRQ pin)
1.5.36	Redundancy Control and Checker Unit (RCCU)	20	3.20.6	DSPI timing
1.5.37	Junction temperature sensor	20	4	Package characteristics
1.5.38	Nexus Port Controller (NPC)	20	4.1	Package mechanical data
1.5.39	IEEE 1149.1 JTAG Controller (JTAGC)	21	5	Ordering information
			6	Document revision history

Table 1. MPC5643L device summary (continued)

Feature		MPC5643L
Memory	Flash	1 MB, ECC, RWW
	Static RAM (SRAM)	128 KB, ECC
Modules	Interrupt Controller (INTC)	16 interrupt levels, replicated module
	Periodic Interrupt Timer (PIT)	1 × 4 channels
	System Timer Module (STM)	1 × 4 channels, replicated module
	Software Watchdog Timer (SWT)	Yes, replicated module
	eDMA	16 channels, replicated module
	FlexRay	1 × 64 message buffers, dual channel
	FlexCAN	2 × 32 message buffers
	LINFlexD (UART and LIN with DMA support)	2
	Clock out	Yes
	Fault Collection and Control Unit (FCCU)	Yes
	Cross Triggering Unit (CTU)	Yes
	eTimer	3 × 6 channels ¹
	FlexPWM	2 Module 4 × (2 + 1) channels ²
	Analog-to-Digital Converter (ADC)	2 × 12-bit ADC, 16 channels per ADC (3 internal, 4 shared and 9 external)
	Sine Wave Generator (SWG)	32 point
Modules (cont.)	Deserial Serial Peripheral Interface (DSPI)	3 × DSPI as many as 8 chip selects
	Cyclic Redundancy Checker (CRC) unit	Yes
	Junction temperature sensor (TSENS)	Yes, replicated module
	Digital I/Os	≥ 16
Supply	Device power supply	3.3 V with integrated bypassable ballast transistor External ballast transistor not needed for bare die
	Analog reference voltage	3.0 V – 3.6 V and 4.5 V – 5.5 V
Clocking	Frequency-modulated phase-locked loop (FMPLL)	2
	Internal RC oscillator	16 MHz
	External crystal oscillator	4 – 40 MHz
Debug	Nexus	Level 3+




Figure 1. MPC5643L block diagram

- Error detection and flagging (Parity, Noise and Framing errors)
- Interrupt driven operation with four interrupt sources
- Separate transmitter and receiver CPU interrupt sources
- 16-bit programmable baud-rate modulus counter and 16-bit fractional
- Two receiver wake-up methods
- Support for DMA enabled transfers

1.5.29 Deserial Serial Peripheral Interface (DSPI)

The DSPI modules provide a synchronous serial interface for communication between the MPC5643L and external devices.

A DSPI module provides these features:

- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- As many as 8 chip select lines available, depending on package and pin multiplexing
- 4 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for de-glitching
- FIFOs for buffering as many as 5 transfers on the transmit and receive side
- Queueing operation possible through use of the eDMA
- General purpose I/O functionality on pins when not used for SPI

1.5.30 FlexPWM

The pulse width modulator module (FlexPWM) contains four PWM channels, each of which is configured to control a single half-bridge power stage. Two modules are included on 257 MAPBGA devices; on the 144 LQFP package, only one module is present. Additionally, four fault input channels are provided per FlexPWM module.

This PWM is capable of controlling most motor types, including:

- AC induction motors (ACIM)
- Permanent Magnet AC motors (PMAC)
- Brushless (BLDC) and brush DC motors (BDC)
- Switched (SRM) and variable reluctance motors (VRM)
- Stepper motors

A FlexPWM module implements the following features:

- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- Maximum operating frequency as high as 120 MHz
 - Clock source not modulated and independent from system clock (generated via secondary FMPLL)
- Fine granularity control for enhanced resolution of the PWM period
- PWM outputs can operate as complementary pairs or independent channels
- Ability to accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported

Table 3. 144 LQFP pin function summary (continued)

Pin #	Port/function	Peripheral	Output function	Input function
104	G[3]	SIUL	GPIO[99]	GPIO[99]
		FlexPWM_0	A[2]	A[2]
		eTimer_0	—	ETC[4]
105	D[14]	SIUL	GPIO[62]	GPIO[62]
		FlexPWM_0	B[1]	B[1]
		eTimer_0	—	ETC[3]
106	F[12]	SIUL	GPIO[92]	GPIO[92]
		eTimer_1	ETC[3]	ETC[3]
		SIUL	—	EIRQ[30]
107	V _{PP_TEST} ¹	—		
108	A[4]	SIUL	GPIO[4]	GPIO[4]
		eTimer_1	ETC[0]	ETC[0]
		DSPI_2	CS1	—
		eTimer_0	ETC[4]	ETC[4]
		MC_RGM	—	FAB
		SIUL	—	EIRQ[4]
109	B[0]	SIUL	GPIO[16]	GPIO[16]
		FlexCAN_0	TXD	—
		eTimer_1	ETC[2]	ETC[2]
		SSCM	DEBUG[0]	—
		SIUL	—	EIRQ[15]
110	B[1]	SIUL	GPIO[17]	GPIO[17]
		eTimer_1	ETC[3]	ETC[3]
		SSCM	DEBUG[1]	—
		FlexCAN_0	—	RXD
		FlexCAN_1	—	RXD
		SIUL	—	EIRQ[16]
111	C[10]	SIUL	GPIO[42]	GPIO[42]
		DSPI_2	CS2	—
		FlexPWM_0	A[3]	A[3]
		FlexPWM_0	—	FAULT[1]
112	F[13]	SIUL	GPIO[93]	GPIO[93]
		eTimer_1	ETC[4]	ETC[4]
		SIUL	—	EIRQ[31]

Table 7. Pin muxing (continued)

Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ¹		Pin #		
								SRC = 1	SRC = 0		144 pkg	257 pkg
D[4]	PCR[52]	SIUL	GPIO[52]	ALT0	GPIO[52]	—	—	SYM	S		129	B7
		FlexRay	CB_TR_EN	ALT1	—	—						
		eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=2						
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=2						
D[5]	PCR[53]	SIUL	GPIO[53]	ALT0	GPIO[53]	—	—	M	S		33	N3
		DSPI_0	CS3	ALT1	—	—						
		FlexPWM_0	—	—	FAULT[2]	PSMI[18]; PADSEL=0						
D[6]	PCR[54]	SIUL	GPIO[54]	ALT0	GPIO[54]	—	—	M	S		34	P3
		DSPI_0	CS2	ALT1	—	—						
		FlexPWM_0	X[3]	ALT3	X[3]	PSMI[30]; PADSEL=1						
		FlexPWM_0	—	—	FAULT[1]	PSMI[17]; PADSEL=1						
D[7]	PCR[55]	SIUL	GPIO[55]	ALT0	GPIO[55]	—	—	M	S		37	R4
		DSPI_1	CS3	ALT1	—	—						
		DSPI_0	CS4	ALT3	—	—						
		SWG	analog output	—	—	—						
D[8]	PCR[56]	SIUL	GPIO[56]	ALT0	GPIO[56]	—	—	M	S		32	M3
		DSPI_1	CS2	ALT1	—	—						
		eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=2						
		DSPI_0	CS5	ALT3	—	—						
		FlexPWM_0	—	—	FAULT[3]	PSMI[19]; PADSEL=1						

Table 7. Pin muxing (continued)

Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ¹		Pin #		
								SRC = 1	SRC = 0		144 pkg	257 pkg
G[9]	PCR[105]	SIUL	GPIO[105]	ALT0	GPIO[105]	—	—	M	S		79	R17
		FlexRay	DBG1	ALT1	—	—						
		DSPI_1	CS1	ALT2	—	—						
		FlexPWM_0	—	—	FAULT[1]	PSMI[17]; PADSEL=2						
		SIUL	—	—	EIRQ[29]	—						
G[10]	PCR[106]	SIUL	GPIO[106]	ALT0	GPIO[106]	—	—	M	S		77	P15
		FlexRay	DBG2	ALT1	—	—						
		DSPI_2	CS3	ALT2	—	—						
		FlexPWM_0	—	—	FAULT[2]	PSMI[18]; PADSEL=1						
G[11]	PCR[107]	SIUL	GPIO[107]	ALT0	GPIO[107]	—	—	M	S		75	U15
		FlexRay	DBG3	ALT1	—	—						
		FlexPWM_0	—	—	FAULT[3]	PSMI[19]; PADSEL=2						
G[12]	PCR[108]	SIUL	GPIO[108]	ALT0	GPIO[108]	—	—	F	S		—	F2
		NPC	MDO[11]	ALT2	—	—						
G[13]	PCR[109]	SIUL	GPIO[109]	ALT0	GPIO[109]	—	—	F	S		—	H1
		NPC	MDO[10]	ALT2	—	—						
G[14]	PCR[110]	SIUL	GPIO[110]	ALT0	GPIO[110]	—	—	F	S		—	A6
		NPC	MDO[9]	ALT2	—	—						
G[15]	PCR[111]	SIUL	GPIO[111]	ALT0	GPIO[111]	—	—	F	S		—	J2
		NPC	MDO[8]	ALT2	—	—						
Port H												
H[0]	PCR[112]	SIUL	GPIO[112]	ALT0	GPIO[112]	—	—	F	S		—	A5
		NPC	MDO[7]	ALT2	—	—						

Table 7. Pin muxing (continued)

Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ¹		Pin #		
								SRC = 1	SRC = 0		144 pkg	257 pkg
H[10]	PCR[122]	SIUL	GPIO[122]	ALT0	GPIO[122]	—	—	M	S		—	A11
		FlexPWM_1	X[2]	ALT1	X[2]	—						
		eTimer_2	ETC[2]	ALT2	ETC[2]	—						
H[11]	PCR[123]	SIUL	GPIO[123]	ALT0	GPIO[123]	—	—	M	S		—	C11
		FlexPWM_1	A[2]	ALT1	A[2]	—						
H[12]	PCR[124]	SIUL	GPIO[124]	ALT0	GPIO[124]	—	—	M	S		—	B10
		FlexPWM_1	B[2]	ALT1	B[2]	—						
H[13]	PCR[125]	SIUL	GPIO[125]	ALT0	GPIO[125]	—	—	M	S		—	G15
		FlexPWM_1	X[3]	ALT1	X[3]	—						
		eTimer_2	ETC[3]	ALT2	ETC[3]	PSMI[42]; PADSEL=0						
H[14]	PCR[126]	SIUL	GPIO[126]	ALT0	GPIO[126]	—	—	M	S		—	A12
		FlexPWM_1	A[3]	ALT1	A[3]	—						
		eTimer_2	ETC[4]	ALT2	ETC[4]	—						
H[15]	PCR[127]	SIUL	GPIO[127]	ALT0	GPIO[127]	—	—	M	S		—	J17
		FlexPWM_1	B[3]	ALT1	B[3]	—						
		eTimer_2	ETC[5]	ALT2	ETC[5]	—						
Port I												
I[0]	PCR[128]	SIUL	GPIO[128]	ALT0	GPIO[128]	—	—	M	S		—	C9
		eTimer_2	ETC[0]	ALT1	ETC[0]	PSMI[39]; PADSEL=1						
		DSPI_0	CS4	ALT2	—	—						
		FlexPWM_1	—	—	FAULT[0]	—						

Table 7. Pin muxing (continued)

Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ¹		Pin #		
								SRC = 1	SRC = 0		144 pkg	257 pkg
I[1]	PCR[129]	SIUL	GPIO[129]	ALT0	GPIO[129]	—	—	M	S		—	C12
		eTimer_2	ETC[1]	ALT1	ETC[1]	PSMI[40]; PADSEL=1						
		DSPI_0	CS5	ALT2	—	—						
		FlexPWM_1	—	—	FAULT[1]	—						
I[2]	PCR[130]	SIUL	GPIO[130]	ALT0	GPIO[130]	—	—	M	S		—	F16
		eTimer_2	ETC[2]	ALT1	ETC[2]	PSMI[41]; PADSEL=1						
		DSPI_0	CS6	ALT2	—	—						
		FlexPWM_1	—	—	FAULT[2]	—						
I[3]	PCR[131]	SIUL	GPIO[131]	ALT0	GPIO[131]	—	—	M	S		—	E17
		eTimer_2	ETC[3]	ALT1	ETC[3]	PSMI[42]; PADSEL=1						
		DSPI_0	CS7	ALT2	—	—						
		CTU_0	EXT_TGR	ALT3	—	—						
		FlexPWM_1	—	—	FAULT[3]	—						
RDY	PCR[132]	SIUL	GPIO[132]	ALT0	GPIO[132]	—	—	F	S		—	K3
		NPC	RDY	ALT2	—	—						

¹ Programmable via the SRC (Slew Rate Control) bit in the respective Pad Configuration Register; S = Slow, M = Medium, F = Fast, SYM = Symmetric (for FlexRay)

² The default function of this pin out of reset is ALT1 (TDO).

³ Analog

NOTE

Open Drain can be configured by the PCRN for all pins used as output (except FCCU_F[0] and FCCU_F[1]).

3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

This device is designed to operate at 120 MHz. The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The “Symbol” column of the electrical parameter and timings tables contains an additional column containing “SR”, “CC”, “P”, “C”, “T”, or “D”.

- “SR” identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the input voltage of a voltage regulator.
- “CC” identifies controller characteristics—indicating the characteristics and timing of the signals that the chip provides.
- “P”, “C”, “T”, or “D” apply only to controller characteristics—specifications that define normal device operation. They specify how each characteristic is guaranteed.
 - P: parameter is guaranteed by production testing of each individual device.
 - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
 - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical (“typ”) column are within this category.
 - D: parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Table 8. Absolute maximum ratings¹

Symbol		Parameter	Conditions	Min	Max	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	—	−0.3	3.63 ^{2, 3}	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	—	−0.3	3.63 ^{2, 3}	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	−0.1	0.1	V
V _{DD_HV_FL A}	SR	3.3 V flash supply voltage	—	−0.3	3.63 ^{2, 3}	V
V _{SS_HV_FL A}	SR	Flash memory ground	—	−0.1	0.1	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	—	−0.3	3.63 ^{2, 3}	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	—	−0.1	0.1	V
V _{DD_HV_ADR0} ^{3,4} V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	—	−0.3	6.0	V
V _{SS_HV_ADR0} V _{SS_HV_ADR1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	—	−0.1	0.1	V
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage	—	−0.3	3.63 ^{2, 3}	V
V _{SS_HV_ADV}	SR	3.3 V ADC supply ground	—	−0.1	0.1	V

Table 8. Absolute maximum ratings¹ (continued)

Symbol		Parameter	Conditions	Min	Max	Unit
TV _{DD}	SR	Supply ramp rate	—	3.0 × 10 ⁻⁶ (3.0 V/sec)	0.5 V/μs	V/μs
V _{IN}	SR	Voltage on any pin with respect to ground (V _{SS_HV_IOx})	—	-0.3	6.0 ⁵	V
			Relative to V _{DD}	-0.3	V _{DD} + 0.3 ^{5,6}	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
T _{STG}	SR	Storage temperature	—	-55	150	°C

¹ Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

² 5.3 V for 10 hours cumulative over lifetime of device, 3.3 V +10% for time remaining.

³ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

⁴ 6.4 V for 10 hours cumulative time, 6.0 V for time remaining.

⁵ Internal structures hold the input voltage less than the maximum voltage on all pads powered by VDDE supplies, if the maximum injection current specification is met and VDDE is within the operating voltage specifications.

⁶ Only when V_{DD} < 5.2 V.

3.3 Recommended operating conditions

Table 9. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Min ¹	Max	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	—	3.0	3.63	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	—	3.0	3.63	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	0	0	V
V _{DD_HV_FLTA}	SR	3.3 V flash supply voltage	—	3.0	3.63	V
V _{SS_HV_FLTA}	SR	Flash memory ground	—	0	0	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	—	3.0	3.63	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	—	0	0	V
V _{DD_HV_ADR0} ^{2,3} , V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	—	4.5 to 5.5 or 3.0 to 3.63		V
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage	—	3.0	3.63	V
V _{SS_HV_AD0} , V _{SS_HV_AD1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	—	0	0	V
V _{SS_HV_ADV}	SR	3.3 V ADC supply ground	—	0	0	V
V _{DD_LV_REGCOR} ⁴	SR	Internal supply voltage	—	—	—	V
V _{SS_LV_REGCOR} ⁵	SR	Internal reference voltage	—	0	0	V
V _{DD_LV_CORx} ²	SR	Internal supply voltage	—	—	—	V




Figure 5. Crystal oscillator and resonator connection scheme

NOTE

XTAL/EXTAL must not be directly used to drive external circuits.




Figure 6. Main oscillator electrical characteristics

Table 22. Main oscillator electrical characteristics

Symbol		Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
f_{XOSC}	SR	Oscillator frequency	—	4.0	—	40.0	MHz
g_{mXOSC}	P	Oscillator transconductance	$V_{DD} = 3.3 \text{ V} \pm 10\%$	4.5	—	13.25	mA/V
V_{XOSC}	D	Oscillation amplitude	$f_{OSC} = 4, 8, 10, 12, 16 \text{ MHz}$	1.3	—	—	V
			$f_{OSC} = 40 \text{ MHz}$	1.1	—	—	
$V_{XOSCHSOP}$	D	Oscillation operating point	—	—	0.82	—	V
$T_{XOSCHSU}$	T	Oscillator start-up time	$f_{OSC} = 4, 8, 10, 12 \text{ MHz}^2$	—	—	6	ms
			$f_{OSC} = 16, 40 \text{ MHz}^2$	—	—	2	
V_{IH}	SR	Input high level CMOS Schmitt Trigger	Oscillator bypass mode	$0.65 \times V_{DD}$	—	$V_{DD} + 0.4$	V
V_{IL}	SR	Input low level CMOS Schmitt Trigger	Oscillator bypass mode	-0.4	—	$0.35 \times V_{DD}$	V

¹ $V_{DD} = 3.3 \text{ V} \pm 10\%$, $T_J = -40$ to $+150 \text{ }^\circ\text{C}$, unless otherwise specified.

² The recommended configuration for maximizing the oscillator margin are:

XOSC_MARGIN = 0 for 4 MHz quartz

XOSC_MARGIN = 1 for 8/16/40 MHz quartz

3.13 FMPLL electrical characteristics

Table 23. FMPLL electrical characteristics

Symbol		Parameter	Conditions	Min	Typ	Max	Unit
$f_{REF_CRYSTAL}$ f_{REF_EXT}	D	FMPLL reference frequency range ¹	Crystal reference	4	—	40	MHz
f_{PLL_IN}	D	Phase detector input frequency range (after pre-divider)	—	4	—	16	MHz
$f_{FMPLLOUT}$	D	Clock frequency range in normal mode	—	4	—	120 ²	MHz
f_{FREE}	P	Free running frequency	Measured using clock division (typically $\div 16$)	20	—	150	MHz
f_{sys}	D	On-chip FMPLL frequency ²	—	16	—	120	MHz
t_{CYC}	D	System clock period	—	—	—	$1 / f_{sys}$	ns
f_{LORL} f_{LORH}	D	Loss of reference frequency window ³	Lower limit	1.6	—	3.7	MHz
			Upper limit	24	—	56	
f_{SCM}	D	Self-clocked mode frequency ^{4,5}	—	20	—	150	MHz
t_{LOCK}	P	Lock time	Stable oscillator ($f_{PLLIN} = 4 \text{ MHz}$), stable V_{DD}	—	—	200	μs

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S) \quad \text{Eqn. 10}$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.




Figure 10. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

Eqn. 11

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Eqn. 12

$$C_F > 8192 \cdot C_S$$

Table 29. MPC5643L SWG Specifications

Symbol	Parameter	Value		
		Minimum	Typical	Maximum
T	SiNAD ⁴	45 dB	—	—
T	Load C	25 pF	—	100 pF
T	Load I	0 μ A	—	100 μ A
T	ESD Pad Resistance ⁵	230 Ω	—	360 Ω

¹ Peak to Peak value is measured with no R or I load.

² Peak to Peak excludes noise, SiNAD must be considered.

³ Common mode value is measured with no R or I load.

⁴ SiNAD is measured at Max Peak to Peak voltage.

⁵ Internal device routing resistance. ESD pad resistance is in series and must be considered for max Peak to Peak voltages, depending on application I load and/or R load.

3.18 AC specifications

3.18.1 Pad AC specifications

Table 30. Pad AC specifications (3.3 V , IPP_HVE = 0)¹

No.	Pad		Tswitchon ¹ (ns)			Rise/Fall ² (ns)			Frequency (MHz)			Current slew ³ (mA/ns)			Load drive (pF)
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
1	Slow	T	3	—	40	—	—	40	—	—	4	0.01	—	2	25
			3	—	40	—	—	50	—	—	2	0.01	—	2	50
			3	—	40	—	—	75	—	—	2	0.01	—	2	100
			3	—	40	—	—	100	—	—	2	0.01	—	2	200
2	Medium	T	1	—	15	—	—	12	—	—	40	2.5	—	7	25
			1	—	15	—	—	25	—	—	20	2.5	—	7	50
			1	—	15	—	—	40	—	—	13	2.5	—	7	100
			1	—	15	—	—	70	—	—	7	2.5	—	7	200
3	Fast	T	1	—	6	—	—	4	—	—	72	3	—	40	25
			1	—	6	—	—	7	—	—	55	7	—	40	50
			1	—	6	—	—	12	—	—	40	7	—	40	100
			1	—	6	—	—	18	—	—	25	7	—	40	200
4	Symmetric	T	1	—	8	—	—	5	—	—	50	3	—	25	25

¹ Propagation delay from $V_{DD_HV_IOx}/2$ of internal signal to Pchannel/Nchannel switch-on condition.

² Slope at rising/falling edge.

³ Data based on characterization results, not tested in production.




Figure 14. External Reset Sequence Long, BIST enabled




Figure 15. Functional Reset Sequence Long




Figure 16. Functional Reset Sequence Short




Figure 29. External interrupt timing

3.20.6 DSPI timing

Table 39. DSPI timing

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	t_{SCK}	D	DSPI cycle time	Master (MTFE = 0)	62	—	ns
		D		Slave (MTFE = 0)	62	—	
		D		Slave Receive Only Mode ¹	16	—	
2	t_{CSC}	D	PCS to SCK delay	—	16	—	ns
3	t_{ASC}	D	After SCK delay	—	16	—	ns
4	t_{SDC}	D	SCK duty cycle	—	$t_{SCK}/2 - 10$	$t_{SCK}/2 + 10$	ns
5	t_A	D	Slave access time	$\overline{SS}$ active to SOUT valid	—	40	ns
6	t_{DIS}	D	Slave SOUT disable time	$\overline{SS}$ inactive to SOUT High-Z or invalid	—	10	ns
7	t_{PCSC}	D	PCSx to $\overline{PCSS}$ time	—	13	—	ns
8	t_{PASC}	D	$\overline{PCSS}$ to PCSx time	—	13	—	ns
9	t_{SUI}	D	Data setup time for inputs	Master (MTFE = 0)	20	—	ns
				Slave	2	—	
				Master (MTFE = 1, CPHA = 0)	5	—	
				Master (MTFE = 1, CPHA = 1)	20	—	
10	t_{HI}	D	Data hold time for inputs	Master (MTFE = 0)	–5	—	ns
				Slave	4	—	
				Master (MTFE = 1, CPHA = 0)	11	—	
				Master (MTFE = 1, CPHA = 1)	–5	—	
11	t_{SUO}	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	4	ns
				Slave	—	23	
				Master (MTFE = 1, CPHA = 0)	—	12	
				Master (MTFE = 1, CPHA = 1)	—	4	




Figure 39. 144 LQFP package mechanical drawing (1 of 2)




Figure 40. 144 LQFP package mechanical drawing (2 of 2)

Table 41. Revision history (continued)

Revision	Date	Description of changes
5	31 Aug 2010	Editorial changes and improvements. Revised the Overview section. Replaced references to PowerPC with references to Power Architecture. In the feature summary, changed “As much as 128 KB on-chip SRAM” to “128 KB on-chip SRAM”. In the “Feature details” section: • In the “On-chip SRAM with ECC” section, added information about required RAM wait states. • In the PIT section, deleted “32-bit counter for real time interrupt, clocked from main external oscillator” (not supported on this device). • In the flash-memory section, changed “16 KB Test” to “16 KB test sector”, revised the wait state information, and deleted the associated Review_Q&A content. • In the SRAM section, revised the wait state information. In the 144-pin pinout diagram: • Renamed pin 58 (was VDD_HV_ADV0_ADV1, is VDD_HV_ADV). • Renamed pin 59 (was VSS_HV_ADV0_ADV1, is VSS_HV_ADV). In the “144 LQFP pin function summary” table, for pin 39, changed V_{SS_LV_COR} to V_{DD_LV_COR}. In the “Supply pins” table: • Changed the description for V_{DD_LV_COR} (was “Voltage regulator supply voltage”, is “Core logic supply”). • Changed the description for V_{DD_HV_PMU} (was “Core regulator supply”, is “Voltage regulator supply”). In the “Pin muxing” table: • In the “Pad speed” column headings, changed “SRC = 0” to “SRC = 1” and “SRC = 1” to “SRC = 0”. • For port B[6], changed the pad speed for SRC=0 (was M, is F). In the “Thermal characteristics” section, added meaningful values to the thermal-characteristics tables. Added the “SWG electrical specifications” section. In the “Voltage regulator electrical characteristics” section, changed the table title (was “HPREG1, HPREG2, Main LVDs, Digital HVD, and Digital LVD electrical specifications”, is “Voltage regulator electrical characteristics”) and revised the table. In the “BCP68 board schematic example” figure, removed the resistor at the base of the BCP68 transistor. In the “DC electrical characteristics” table: • Changed the guarantee parameter for I_{INJ} (was P, is T). • Added a specification for input leakage current for shared ADC input-only ports. Revised the “Flash memory module life” table. In the “FMPLL electrical characteristics” table, revised the footnote defining f_{SCM} and f_{VCO}. In the “Main oscillator electrical characteristics” table: • Changed the max specification for g_{mXOSCHS} (was 11.8 mA/V, is 13.25 mA/V). • Revised the conditions for T_{XOSCHSSU}. In the “RC oscillator electrical characteristics” table, deleted the specification for Δ_{RCMTRIM}. Revised the “ADC conversion characteristics” table.
5 (cont.)	31 Aug 2010 (cont.)	In the “RESET pin characteristics” section, changed “nRSTIN” to “RESET”. Added the “Reset sequence” section. Revised the footnotes in the “Nexus debug port timing” table. In the “Orderable part number summary” table, added a footnote about frequency modulation to the “Speed (MHz)” column heading.