### onsemi - LC87F2C64AU-QFP-H Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	71
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-30°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f2c64au-qfp-h

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### ■Minimum Instruction Cycle Time

- 250ns (12MHz at VDD=3.0 to 5.5V)
- 750ns (4MHz at VDD=2.4 to 5.5V)
- ■Temperature Range
  - -30 to +70 degree Celsius
- Ports
  - Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units
  - Normal withstand voltage input port (Oscillator)
  - Reset pin
  - Power pins

### ■Timers

- Timer 0: 16-bit timer/counter with a capture register
  - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)  $\times$  2 channels Mode 1:8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with a 8-bit capture register)
  - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
  - Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
    - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
    - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits)
    - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
  - 1) The clock is selectable from the sub-clock (32.768kHz crystal oscillation/slow RC oscillation), system clock, and prescaler output from timer 0.
  - 2) Interrupts are programmable in 5 different time schemes.
- Real time clock (RTC)
  - 1) Used with a base timer, it can be used as a century + year + month + day + hour + minute + second counter.
  - 2) Calendar counts up to December 31, 2799 with automatic leap-year calculation.

### ■High-speed Clock Counter

- Count clocks with a maximum clock rate of 24MHz (when main clock is 12MHz)
- Real-time output

- 71 (P0n, P1n, P2n, P30 to P34, P70 to P73, P8n, PAn, PBn, PCn, Pen, XT2, CF2) 2 (XT1, CF1)
  - 1 (RES)
- 6 (VSS1 to VSS3, VDD1 to VDD3)

### ■SIO

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baud rate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
  - 4) HOLD/X'tal HOLD mode release function by receiving 1-byte (8-bit clock)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baud rates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 TCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- ■UART: 2 channels
  - Full duplex
  - 7/8/9 bit data bits selectable
  - 1 stop bit (2-bit in continuous data transmission)
  - Built-in baudrate generator
- ■Remote Control Receiver Circuit
  - Noise rejection function on P73/INT3/T0IN pin (noise rejection filter's time constant can be selected from 1, 32 or 128 tCYC.)
- ■AD Converter: 12 bits × 16 channels
  - 12 bits/8 bits AD converter resolution selectable
- ■PWM: 4 channels
  - Multi frequency 12-bit PWM
- Clock Output Function
  - Output clock with a frequency 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 or 1/64 of the source clock of the system clock.
  - Output clock of the sub-clock.
- ■Buzzer Output
  - 2kHz or 4kHz buzzer output can be generated using base timer.
- ■Watchdog Timer
  - Watchdog timer can generate interrupt or system reset.
  - Two types of watchdog timers are available:
    - (1) External RC watchdog timer
    - (2) Base timer watchdog timer
  - Watchdog timer with base timer can select only one period (1, 2, 4 or 8s) by the user option. Once set the watchdog timer period and start the watchdog timer, the period is not changeable.

### ■Interrupts

- 28 sources, 10 vector addresses
  - (1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - (2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/INT4/T0L
4	0001BH	H or L	INT3/INT5/Base timer0/ Base timer1/RTC
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO1/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, 5/SPI
10	0004BH	H or L	Port0/T4/T5/PWM0, 1

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

• IFLG (List of interrupt source flag function)

(1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the table above).

### ■Subroutine Stack Levels

• 1024 levels (Stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16 bits×8 bits (5 tCYC execution time)
- 24 bits×16 bits (12 tCYC execution time)
- 16 bits÷8 bits (8 tCYC execution time)
- 24 bits÷16 bits (12 tCYC execution time)
- ■Oscillation Circuits
  - On-chip fast RC oscillation circuit
  - On-chip slow RC oscillation circuit
  - CF oscillation circuit
  - Crystal oscillation circuit

- : For system clock : For system clock
- : For system clock
- : For system clock, with built in Rf
- : For low-speed system clock : For system clock
- On-chip Frequency variable RC oscillation circuit :
  - (1) Adjustable by  $\pm 4\%$  (typical) step from selected center frequency
  - (2) Frequency measurable by referencing input signal from XT1
- System Clock Divider Function
  - Enables low power consumption operation
  - The minimum instruction cycle selectable from 250ns, 500ns, 1.0µs, 2.0µs, 4.0µs, 8.0µs, 16.0µs, 32.0µs, and 64µs (at a main clock rate of 12MHz).
- ■Internal Reset Function
  - Power-on reset (POR) function
    - (1) POR reset is generated only at power-on.
    - (2) The POR release level can be selected through option configuration.
  - Low-voltage detection reset (LVD) function
    - (1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
    - (2) The use/no-use of the LVD function and the low voltage threshold level can be selected through option configuration.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - (1) Oscillation is not halted automatically.
  - (2) There are three ways of resetting the HALT mode.
    - 1) Setting the reset pin to the lower level
    - 2) System resetting by watchdog timer
    - 3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
- (1) The CF, RC, crystal, and frequency variable RC oscillators automatically stop operation.
- (2) There are five ways of resetting the HOLD mode.
  - 1) Setting the reset pin to the lower level
  - 2) System resetting by watchdog timer
  - 3) Setting at least one of the INT0, INT1, INT2, INT3, INT4, INT5 pins to the specified level
  - 4) Having an interrupt source established at port 0
  - 5) Having an interrupt source established in SPI receiving 1-byte (8-bit clock)
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - (1) The CF, RC, and frequency variable RC oscillators automatically stop operation.
  - (2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - (3) Power-save mode is available for even lower current consumption.
  - (4) There are seven ways of resetting the X'tal HOLD mode.
    - 1) Setting the reset pin to the low level
    - 2) System resetting by watchdog timer
    - 3) Setting at least one of the INT0, INT1, INT2, INT3, INT4, INT5 pins to the specified level
    - 4) Having an interrupt source established at port0
    - 5) Having an interrupt source established in the base timer circuit
    - 6) Having an interrupt source established in the RTC
    - 7) Having an interrupt source established in SPI receiving 1-byte (8-bit clock)
- ■On-chip Debugging Function (flash ROM version)
  - Supports software debugging with the test device installed on the target board.

■Data Security Function (flash ROM version)

- Protects the program data stored in flash memory from unauthorized read or copy. Note: The data security function does not necessarily provide an absolute data security.
- ■Shipping form
  - QFP80 (14×14): Lead-free type
  - TQFP80J (12×12): Lead-free type

■Development Tools

• On-chip-debugger: TCB87 TypeB + LC87F2C64A

## Package Dimensions

unit : mm (typ) 3255



## Package Dimensions

unit : mm (typ) 3290



# **Pin Description**

Pin Name	I/O		Description								
V <sub>SS</sub> 1 to V <sub>SS</sub> 3	-	- Power supply p	in					No			
V <sub>DD</sub> 1 to V <sub>DD</sub> 3	-	+ Power supply p	pin					No			
V1	-	Open						No			
VDC	-	Open						No			
CUP1, CUP2	-	Open						No			
PORT 0	I/O	• 8-bit I/O port						Yes			
P00 to P07		• I/O specifiable i	n 1 bit units								
		Pull-up resistors	s can be turned	on and off in 1 b	it units.						
		• HOLD release i	nput								
		Port 0 interrupt	input								
		Other functions:									
		P00: UART1 tr	ansmit								
		P01: UART1 re	eceive								
		P02: UART2 tr	ansmit								
		P03: UART2 re	eceive								
		P05: System c	System clock output								
		P06: Timer 6 to	: Timer 6 toggle output								
		P07: Timer 7 to	: Timer 7 toggle output								
PORT 1	I/O	<ul> <li>8-bit I/O port</li> </ul>	I/O port								
P10 to P17		<ul> <li>I/O specifiable i</li> </ul>	ecifiable in 1 bit units								
		<ul> <li>Pull-up resistors</li> </ul>	s can be turned	on and off in 1 b	it units.						
		Other functions:									
		P10: SIO0 data	output								
		P11: SIO0 data	input/bus I/O								
		P12: SIO0 cloc	k I/O								
		P13: SIO1 data	output								
		P14: SIO1 data	i input/bus I/O								
		P15: SIO1 cloc	k I/O								
		P16: Timer 1P	VML output								
DODTO	1/0	P17: Timer 1PV	WINH output/bee	per output				N/			
PORT 2	1/0	• 8-bit I/O port						Yes			
P20 to P27		I/O specifiable i									
		Pull-up resistor:     Other functions:	s can be turned	on and on in 1 b	it units.						
		Durier functions.		ologgo input/tim	or 1 ovent input						
		F 20 to F 23. IN	ner 01. capture i	nut/timer 0H ca	nture input						
		P24 to P27' IN	T5 input/HOLD r	elease input/tim	er 1 event input						
		/tir	ner 01. capture i	nput/timer 0H ca	pture input						
		Interrupt acknow	wledge type		praio inpat						
		·			Rising &						
			Rising	Falling	Falling	H level	L level				
		INT4	Yes	Yes	Yes	No	No				
		INT5	Yes	Yes	Yes	No	No				
PORT 3	I/O	• 5-bit I/O port						Yes			
P30 to P34		I/O specifiable in 1 bit units									
		Pull-up resistors can be turned on and off in 1 bit units.									
		Other functions:									
		P30: PWM4 ou	P30: PWM4 output								
		P31: PWM5 ou	tput								
		P32 (DBGP0) t	o P34 (DBGP2):	On-chip-debug	ger port (Only on	Flash version)					

Continued on next page.

# LC87F2C64A

Pin Name	I/O			Des	cription			Option
PORT 7	1/0	• 4-bit I/O port						No
P70 to P73	1/0	• 1/O specifiable	in 1 hit unite					110
17010175		Pull-up resistor	s can be turned	on and off in 1 h	it units			
		Other functions:	s can be tarried		it units.			
		P70: INT0 inpu	ıt/HOLD release	input/timer 0L c	anture input			
		/watchdo	a timer output					
		P71: INT1 inpu	y timer output it/HOLD release	input/timer 0H c	anture input			
		P72: INT2 inpu		input/timer 0 ov	apture input			
		/timer 0	capture input/bid	nput inter o ev	ounter input			
		P73: INT3 inpu	it (with noise filte	ar)/ HOI D releas	e input			
		/timer 0.e	vent input/timer	0H capture input				
		Interrupt ackno	wledge type	on capture inpu	L.			
			mougo type		Rising &			
			Rising	Falling	Falling	H level	L level	
			Vaa	Vee	T anning	Vee	Vaa	
			Yes	Yes	INO No	Yes	Yes	
			Yes	Yes	NO Yee	res	res	
			res	Yes	Yes	NO NE	INO NE	
		INT3	Yes	Yes	Yes	NO	NO	
DODT	1/0	0.1.10.0						N
	1/0	• 8-bit I/O port						NO
P80 to P87		• I/O specifiable	in 1 dit Units					
		Other functions:						
505T 4		P80 to P87(AN	0 to AN7): AD c	onverter input				
PORTA	1/0	• 8-bit I/O port						Yes
PA0 to PA7		• I/O specifiable	in 1 bit units					
		Pull-up resistor	s can be turned	on and off in 1 b	it units.			
		Other functions:						
		PAU to PA3: P						
DODT D	1/0	PA4 to PA7: P						N
	1/0	• 8-bit I/O port						Yes
PBU to PB7		I/O specifiable		on and off in 1 h	it unite			
		Pull-up resistor     Other functions:	s can be lumed	on and on in 1 b	it units.			
	1/0	PBU IO PB7 (Al	NO 10 AN 15): AL	converter input				Vaa
	1/0	• 8-bit i/O port	in 1 hit unite					res
PC0 10 PC7		Dull up register	n i bit units	on and off in 1 h	it unito			
	1/0	Pull-up resistor	s can be turned		it units.			Vaa
	1/0	• 4-bit i/O port	in 1 hit unito					res
FEU IU FES		Pull up resister	s can be turned	on and off in 1 h	it unite			
DES	1/0	• Full-up resistor	s can be turned		it units.			No
REO	1/0	External reset in	put pin/internal i	eset output pin				INO
XT1	I	• Input for 32.768	3kHz crystal osc	illation				No
		Other functions:						
		General purp	ose input port					
		*Connect to V	DD1 when the po	ort is not used.				
XT2	I/O	Output for 32.7	68kHz crystal os	scillation				No
		Other functions:						
		General-purp	ose I/O port					
		*Must be set fo	r oscillation mod	le and kept oper	if not to be used	1.		
CF1	I	<ul> <li>Input for ceram</li> </ul>	ic resonator					No
		Other functions:						
		General purp	ose input port					
		*Connect to V	DD1 when the po	ort is not used.				
CF2	I/O	Output for cera	mic resonator					No
	-	Other functions:						-
		General-purp	ose I/O port					
		*Must be set fo	r oscillation mor	he and kent oner	if not to be used			

# **User Option Table**

Option Name	Option to be Applied on	Mask-ROM Version*1	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07				CMOS
		Yes	Yes	1 bit	Nch-open drain
	P10 to P17				CMOS
		Yes	Yes	1 bit	Nch-open drain
	P20 to P27	No.	N/a a	4 64	CMOS
		res	res	1 DIT	Nch-open drain
	P30 to P34	No.	N/a a	4 64	CMOS
		res	res	1 DIT	Nch-open drain
	PA0 to PA7	No.		4 64	CMOS
		Yes	Yes	1 Dit	Nch-open drain
	PB0 to PB7	No.	N/a a	4 64	CMOS
		res	res	1 DIT	Nch-open drain
	PC0 to PC7	Maria	Maria		CMOS
		Yes	Yes	1 Dit	Nch-open drain
	PE0 to PE3	N.	N		CMOS
		Yes	Yes	1 bit	Nch-open drain
Program start	-	N-*0	N/a a		0000H
address		INO"2	res	-	FE00H
Base timer Watchdog	Watchdog timer				1s
timer	period	No.	N/s s		2s
		res	res	-	4s
					8s
Low-Voltage	Detection level				
detect function	(Enable)				
		-	Yes	-	
	Power-on reset level				
	(Disable)				
		-	Yes	-	

\*1: The option selection cannot to be changed after the mask is created.

\*2: Program start address for the mask-ROM version is 0000H.

- \*Note1: Connect the IC as shown below to minimize the noise input to the V<sub>DD</sub>1. Be sure to electrically short the V<sub>SS</sub>1, V<sub>SS</sub>2 and V<sub>SS</sub>3 pins.
- \*Note2: The internal memory is sustained by  $V_{DD}1$ . If none of  $V_{DD}2$  and  $V_{DD}3$  are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time. Make sure that the port outputs are held at the low level in the HOLD backup mode.

Example of power connection when power-save mode is used



_				0			Speci	fication	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Max	imum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	• V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+6.5	
Inpu	t voltage	VI	XT1, CF1, RES			-0.3		V <sub>DD</sub> +0.3	V
Inpu	t/output voltage	VIO	Ports 0, 1, 2, 3, 7, 8, A, B, C, E, XT2, CF2			-0.3		V <sub>DD</sub> +0.3	v
	Peak output	IOPH(1)	Ports 0, 1, 2, 3, A, B,	CMOS output select		-10			
	current		U, E	Per 1 applicable pin		F			
	Mean output		Ports 0 1 2 3 A B	CMOS output select		-5			
	current		C, E	Per 1 applicable pin		-7.5			
ent	(Note 1-1)	IOMH(2)	P71, P72, P73	Per 1 applicable pin		-3			
curre	Total output	∑IOAH(1)	Port 0, P14 to P17	<ul> <li>Total of all applicable pins</li> </ul>		-25			
put e	current	∑IOAH(2)	Port 3, A	<ul> <li>Total of all applicable pins</li> </ul>		-25			
vel out		∑IOAH(3)	Port 0, 3, A P14 to P17	Total of all applicable pins		-45			
High le		∑IOAH(4)	Port 2 P10 to P13,PE3	Total of all applicable pins		-25			
		∑IOAH(5)	Port B, C, PE0 to PE2	Total of all applicable pins		-25			
		∑IOAH(6)	Port 2, B, C, E P10 to P13	Total of all applicable pins		-45			
		∑IOAH(7)	P71, P72, P73	Total of all applicable pins		-5			
	Peak output	IOPL(1)	Ports 0, 1, 2, 3, A, B, C, E	Per 1 applicable pin				20	m۸
	current	IOPL(2)	Port 7, 8 XT2, CF2	Per 1 applicable pin				10	ША
	Mean output	IOML(1)	Ports 0, 1, 2, 3, A, B, C, E	Per 1 applicable pin				15	
	current (Note 1-1)	IOML(2)	Port 7, 8 XT2, CF2	Per 1 applicable pin				7.5	
ant	Total output	$\Sigma IOAL(1)$	Port 0, P14 to P17	<ul> <li>Total of all applicable pins</li> </ul>				45	
curre	current	∑IOAL(2)	Port 3, A	<ul> <li>Total of all applicable pins</li> </ul>				45	
output o		∑IOAL(3)	Port 0, 3, A P14 to P17	Total of all applicable pins				80	
/ level o		∑IOAL(4)	Port 2 P10 to P13. PE3	Total of all applicable pins				45	
Low		∑IOAL(5)	Port B, C, PE0 to PE2	Total of all applicable pins				45	
		∑IOAL(6)	Port 2, B, C,E	Total of all applicable pins				80	
		ΣΙΟΑΙ (7)	Port 7 XT2	Total of all applicable pips				15	
		$\Sigma$ IOAL(8)	Port 8, CF2	Total of all applicable pins				15	
		$\Sigma IOAL(9)$	Port 7, 8, XT2, CF2	Total of all applicable pins				20	
Pow	er dissipation	Pd max(1)	QFP80	• Ta=-30 to +70°C				T.B.D	
				• Fackage only					
				Package with thermal					
				resistance board				T.B.D	
				(Note 1-2)					
		Pd max(2)	TQFP80J	• Ta=-30 to +70°C • Package only				T.B.D	mvv
				• Ta=-30 to +70°C					
				<ul> <li>Package with thermal</li> </ul>				<b></b>	
				resistance board				T.B.D	
<u> </u>				(Note 1-2)					
Ope temp	rating ambient perature	Topr				-30		+70	°C
Stor temp	age ambient	Tstg				-55		+125	C

## Absolute Maximum Ratings at Ta=25°C, V<sub>SS</sub>1=V<sub>SS</sub>2=V<sub>SS</sub>3=0V

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## LC87F2C64A

Allowable Operating	g Conditions at Ta=-30 to +70°	$^{\circ}C, V_{SS}1=V_{SS}2=V_{SS}3=0V$
---------------------	--------------------------------	---

Devenueter	Querrale a l	Dia (Deusearlus	Quaditions			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating supply	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2	● 0.245μs≤tCYC≤200μs		3.0		5.5	
voltage (Note 2-1)	V <sub>DD</sub> (2)	=V <sub>DD</sub> 3	● 0.735μs≤tCYC≤200μs		2.4		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	<ul> <li>RAM and register contents sustained in HOLD mode.</li> </ul>		2.2		5.5	
High level input voltage	V <sub>IH</sub> (1)	Ports 0, 1, 2, 3, 8, A, B, C, E, P71, P72, P73 P70 port input /interrupt side	Output disabled	2.4 to 5.5	0.3V <sub>DD</sub> +0.7		VDD	
	V <sub>IH</sub> (2)	Port 70 watchdog timer side	Output disabled	2.4 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	XT1, XT2, CF1, CF2, RES		2.4 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	V <sub>IL</sub> (1)	Ports 0, 1, 2, 3, 8, A, B, C, E, P71, P72, P73 P70 port input /interrupt side	Output disabled	2.4 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (2)	Port 70 watchdog timer side	Output disabled	2.4 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (3)	XT1, XT2, CF1, CF2, RES		2.4 to 5.5	VSS		0.25V <sub>DD</sub>	
Instruction cycle	tCYC			3.0 to 5.5	0.245		200	
time (Note 2-1)	(Note 2-2)			2.4 to 5.5	0.735		200	μs
External system clock frequency	FEXCF	CF1	<ul> <li>CF2 pin open</li> <li>System clock frequency division ratio = 1/1</li> </ul>	3.0 to 5.5	0.1		12	
			<ul> <li>External system clock duty = 50±5%</li> </ul>	2.4 to 5.5	0.1		4	
			<ul> <li>CF2 pin open</li> <li>System clock frequency division ratio = 1/2</li> </ul>	3.0 to 5.5	0.2		24	MHZ
			• External system clock duty = 50±5%	2.4 to 5.5	0.2		8	
Oscillation frequency range	FmCF(1)	CF1, CF2	<ul> <li>12MHz ceramic oscillation</li> <li>See Fig. 1.</li> </ul>	3.0 to 5.5		12		
(Note 2-3)	FmCF(2)	CF1, CF2	<ul><li>4MHz ceramic oscillation</li><li>See Fig. 1.</li></ul>	2.4 to 5.5		4		
	FmVMRC(1)		<ul> <li>Frequency variable RC source oscillation</li> <li>VMRAJ2 to 0 = 4</li> <li>VMFAJ2 to 0 = 0</li> <li>VMSL4M = 0</li> </ul>	3.0 to 5.5		10		MHz
F	FmVMRC(2)		<ul> <li>Frequency variable RC source oscillation</li> <li>VMRAJ2 to 0 = 4</li> <li>VMFAJ2 to 0 = 0</li> <li>VMSL4M=1</li> </ul>	2.4 to 5.5		4		
	FmRC		<ul> <li>Internal fast RC oscillation</li> </ul>	2.4 to 5.5		500		
	FsRC		Internal slow RC oscillation	2.4 to 5.5		50		kHz
	FsX'tal	XT1, XT2	<ul><li>32.768kHz crystal oscillation</li><li>See Fig. 2.</li></ul>	2.4 to 5.5		32.768		

Note 2-1:  $V_{DD}$  must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Table 1, 2 for the oscillation constants

Continued on next page.

### Serial I/O Characteristics at Ta=-30 to +70°C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

### 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

Parameter			Querrale al	Dia (Dia serie a dua	Quaditions			Speci	ification	
	Par	ameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(1)				1			
	lock	High level	tSCKH(1)				1			
	out c	pulse width	tSCKHA(1)		Continuous data	2.4 to 5.5				tCYC
	dul				transmission/reception					1010
					mode		4			
lock					• See Fig. 6.					
erial c		Frequency	tSCK(2)	SCK0(P12)	• CMOS output selected		4/3			
Š		Low level	tSCKL(2)		• See Fig. 6.					
	×	pulse width						1/2		
	H Go	High level	tSCKH(2)					1/2		
	tput	pulse width	tSCKHA(2)		<ul> <li>Continuous data</li> </ul>	2.4 to 5.5				tSCK
	no				transmission/reception		tSCKH(2)		tSCKH(2)	
					mode		+2tCYC		+(10/3)	
					See Fig. 6				tC Y C	
	Data	setup time	tsDI	SB0(P11),	Must be specified with					
rial		·		SI0(P11)	respect to rising edge		0.03			
ing Se	Data	hold time	thDI		of SIOCLK.	2.4 10 5.5	0.03			
					See Fig. 6.		0.00			
		Output delay	tdD0(1)	SO0(P10),	Continuous data				(4/0)+0)/0	
	çk	ume		560(P11)	mode				+0.05	
	t clo				(Note 4-1-3)				10.00	
out	ndul		tdD0(2)		Synchronous 8-bit				4403/0	μs
outp	lr lr				mode				+0.05	
erial					(Note 4-1-3)	2.4 10 5.5			+0.05	
Š	ĸ		tdD0(3)		(Note 4-1-3)					
	t clo								(1/3)tCYC	
	utput								+0.05	
	ō									

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: When using serial clock input under continuous data transmission/reception mode, the time from SIORUN is set while serial clock is "H" to the first falling edge of serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

								Sp	ecification	
	Par	ameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.	2.4 to 5.5	2			
	clock	Low level	tSCKL(3)				1			
	onto	pulse width		-						tCYC
ock	<u>r</u>	High level	tSCKH(3)				1			
의 Cl		pulse width								
Seri	중	Frequency	tSCK(4)	SCK1(P15)	CMOS output	2.4 to 5.5	2			
	t clo	Low level	tSCKL(4)		selected			1/2		
	Itpui	pulse width			• See 1 lg. 0.					tSCK
O High level		tSCKH(4)				1/2				
	Data	setup time	teDI(2)	SB1/P1/)	Must be specified	2 / to 5 5				
put	Data	Setup time	(3D1(2)	SI1(P14)	with respect to	2.4 10 3.3	0.03			
al i.	Data	hold time	thDI(2)		rising edge of					
Seri					SIOCLK.		0.03			
					• See Fig. 6.					
	Outp	ut delay time	tdD0(4)	SO1(P13),	<ul> <li>Must be specified</li> </ul>	2.4 to 5.5				
				SB1(P14)	with respect to					
					falling edge of					us
t					SIOCLK.					μο
utp					<ul> <li>Must be specified</li> </ul>				(1/3)tCYC	
ial o					as the time to the				+0.05	
Ser					beginning of					
					output state					
					change in open					
					drain output mode.					
					<ul> <li>See Fig. 6.</li> </ul>					

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

## Pulse Input Conditions at Ta=-30 to +70°C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70)	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71)	<ul> <li>Event inputs for timer 0 or 1 are</li> </ul>					
		INT2(P72)	enabled.	2.4 to 5.5	1			
		INT3(P73)		2.4 10 3.3	1			
		INT4(P20 to P23)						
		INT5(P24 to P27)						
	tPIH(2)	INT3(P73) when	<ul> <li>Interrupt source flag can be set.</li> </ul>					
	tPIL(2)	noise filter time	<ul> <li>Event inputs for timer 0 are</li> </ul>	2.4 to 5.5	2			
		constant is 1/1	enabled.					tCYC
	tPIH(3)	INT3(P73) when	<ul> <li>Interrupt source flag can be set.</li> </ul>					
	tPIL(3)	noise filter time	<ul> <li>Event inputs for timer 0 are</li> </ul>	2.4 to 5.5	64			
		constant is 1/32	enabled.					
	tPIH(4)	INT3(P73) when	<ul> <li>Interrupt source flag can be set.</li> </ul>					
	tPIL(4)	noise filter time	<ul> <li>Event inputs for timer 0 are</li> </ul>	2.4 to 5.5	256			
		constant is 1/128	enabled.					
	tPIH(5)	NKIN(P72)	<ul> <li>High speed clock counter</li> </ul>	2 4 to 5 5	1/12			
	tPIL(5)		countable	2.4 10 5.5	1/12			
	tPIL(6) RES		<ul> <li>External reset input mode</li> </ul>	2.4 to 5.5	200			μs
			<ul> <li>Resetting is enabled</li> </ul>					

### **AD Converter Characteristics** at V<sub>SS</sub>1=V<sub>SS</sub>2=V<sub>SS</sub>3=0V

<12bits AD Converter Mode / Ta=-30 to +70°C>

Demonster	Symbol	Din/Domorko			Speci			lication		
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit		
Resolution	Ν	AN0(P80) to		3.0 to 5.5		12		bit		
Absolute accuracy	ET	AN7(P87) AN8(PB0) to AN15(PB7)	AN7(P87) ( AN8(PB0) to	AN7(P87)	(Note 6-1)	3.0 to 5.5			±16	LSB
Conversion time	tCAD			See Conversion time calculation	4.0 to 5.5	32		115		
			formulas. (Note 6-2)	3.0 to 5.5	64		115	μs		
Analog input voltage range	VAIN			3.0 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V		
Analog port input	IAINH	Ī	• VAIN=V <sub>DD</sub>	3.0 to 5.5			1			
current	IAINL		• VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μA		

### <8bits AD Converter Mode / Ta=-30 to +70°C>

Demonster	Symbol	Pin/Remarks	Oraditions		Specification				
Parameter			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Resolution	Ν	AN0(P80) to		3.0 to 5.5		8		bit	
Absolute accuracy	ET	AN7(P87)	(Note 6-1)	3.0 to 5.5			±1.5	LSB	
Conversion time	Conversion time tCAD AN8(PB0) to AN15(PB7)	See Conversion time calculation	4.0 to 5.5	20		95			
		(Note 6-2)	3.0 to 5.5	40		95	μs		
Analog input voltage range	VAIN			3.0 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V	
Analog port input	IAINH		• VAIN=V <sub>DD</sub>	3.0 to 5.5			1		
current	IAINL	• VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μA		

Conversion time calculation formulas:

12bits AD Converter Mode : TCAD(Conversion time) =  $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode : TCAD(Conversion time) =  $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V <sub>DD</sub> )	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
CF-12MHz	4.0V to 5.5V	1/1	250ns	1/8	34.8µs	21.5µs	
	3.0V to 5.5V	1/1	250ns	1/16	69.5µs	42.8µs	
CF-4MHz	3.0V to 5.5V	1/1	750ns	1/8	104.5µs	64.5µs	

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

• The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.

• The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

# LC87F2C64A

Doromotor Our-b-L		Pin/			Specification				
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Current consumption during HALT	IDDHALT(1)	$V_{DD}$ 1 = $V_{DD}$ 2 = $V_{DD}$ 3	HALT mode • FmCF=12MHz Ceramic resonator oscillation • FsX'tal=32.768kHz crystal oscillation • Fragment wrighter BC oscillation	4.5 to 5.5		3.3	8.4		
(Note 9-1)			<ul> <li>Internal RC oscillation stopped.</li> <li>System clock: CF oscillation 12MHz</li> <li>Divider : 1/1</li> </ul>	3.0 to 3.6		1.7	4.3		
	IDDHALT(2)		HALT mode • FmCF=4MHz Ceramic resonator oscillation • FsX'tal=32.768kHz crystal oscillation • Frequency variable BC oscillation stopped	4.5 to 5.5		0.3	4.1		
			Internal RC oscillation stopped.     System clock: CF oscillation 4MHz     Divider : 1/1	2.4 to 3.6		0.1	1.8		
	IDDHALT(3)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation • FmVMRC=10MHz Frequency variable RC oscillation	4.5 to 5.5		2.3	5.8	mA	
			<ul> <li>Internal RC oscillation stopped.</li> <li>System clock: Frequency variable RC oscillation 10MHz</li> <li>Divider :1/1</li> </ul>	2.4 to 3.6		1.3	3.2		
	IDDHALT(4)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation • FmVMRC=4MHz Frequency variable RC oscillation	4.5 to 5.5		1.0	2.5		
			<ul> <li>Internal RC oscillation stopped.</li> <li>System clock: Frequency variable RC oscillation 4MHz</li> <li>Divider :1/1</li> </ul>	2.4 to 3.6		0.5	1.3		
	IDDHALT(5)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation	4.5 to 5.5		200	500		
			<ul> <li>Internal RC oscillation=Fast RC oscillation</li> <li>System clock: Fast RC oscillation</li> <li>Divider :1/1</li> </ul>	2.4 to 3.6		100	200		
	IDDHALT(6)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation • Frequency variable BC oscillation stopped	4.5 to 5.5		57.2	230.9	μA	
			<ul> <li>Internal RC oscillation stopped.</li> <li>System clock: 32.768kHz</li> <li>Divider :1/1</li> </ul>	2.4 to 3.6		13.6	83.2		

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Continued on next page.

Continued from p	preceding page								
Parameter	Querralia	Pin/ Remarks			Specification				
	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Current consumption	IDDHOLD(1)	$V_{DD}1$ = $V_{DD}2$	HOLD mode • CF1=V <sub>DD</sub> or open (when using external clock)	4.5 to 5.5		0.1	52		
mode (Note 9-1)		= 0002		2.4 to 3.6		0.04	22		
Current consumption	IDDHOLD(3)		Date/time clock HOLD mode • CF1=V <sub>DD</sub> or open (when using external clock)	4.5 to 5.5		49.9	213	μA	
during Date/time			FmX'tal=32.768kHz crystal oscillation     Normal mode	2.4 to 3.6		9.6	73.4		
clock HOLD mode	IDDHOLD(4)		Date/time clock HOLD mode • CF1=V <sub>DD</sub> or open (when using external clock)	4.5 to 5.5		1.0	94.3		
(Note 9-1)			<ul> <li>FmX'tal=32.768kHz crystal oscillation</li> <li>Power save mode</li> </ul>	2.4 to 3.6		0.76	39.3		

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

### **F-ROM Programming Characteristics** at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard	IDDFW	V <sub>DD</sub> 1	Current of the Flash module						
programming				3.0 to 5.5		5	10	mA	
current									
Programming	tFW(1)		Erase time			20	30	ms	
time	tFW(2)		Program time	3.0 to 5.5		40	60	μs	

### UART (Full Duplex) Operating Conditions at $Ta = -30^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Remarks	Oraditions		Specification				
			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Transfer rate	UBR	UTX1(P00), URX1(P01) UTX2(P02), URX2(P03)		2.4 to 5.5	16/3		8192/3	tCYC	

Data length: 7, 8, and 9 bits (LSB first)

None

Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits:

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



### Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)





Reset Time and Oscillation Stable Time



HOLD Release Signal and Oscillation Stable Time

Figure 4 Oscillation Stabilization Times



#### Figure 6 Serial I/O Output Waveforms



Figure 7 Pulse Input Timing Signal Waveform



Figure 8 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for  $100\mu$ s or longer.



Figure 9 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.



Figure 10 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.