



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324bj6t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	10.3.7	16-bit timer registers	89
10.4	Serial p	eripheral interface (SPI)	97
	10.4.1	Introduction	97
	10.4.2	Main features	97
	10.4.3	General description	98
	10.4.4	Clock phase and clock polarity1	02
	10.4.5	Error flags1	03
	10.4.6	Low power modes	05
	10.4.7	Interrupts 1	05
	10.4.8	SPI registers	06
10.5	Serial c	ommunications interface (SCI)	10
	10.5.1	Introduction	10
	10.5.2	Main features	10
	10.5.3	General description	11
	10.5.4	Functional description	13
	10.5.5	Low power modes	22
	10.5.6	Interrupts 1	22
	10.5.7	SCI registers1	22
10.6	10-bit A	/D converter (ADC)1	31
	10.6.1	Introduction	
	10.6.2		
	10.6.3	Functional description	32
	10.6.4	Low power modes	
	10.6.5	·	
	10.6.6	ADC registers1	33
Inetri	ıction e	et 1	36
11.1		•	
		Ψ,	
11 0			
11.2	monucl	ιστι groups	+∪
	10.5	10.4 Serial p 10.4.1 10.4.2 10.4.3 10.4.4 10.4.5 10.4.6 10.4.7 10.4.8 10.5 Serial c 10.5.1 10.5.2 10.5.3 10.5.4 10.5.5 10.5.6 10.5.7 10.6 10-bit A 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6  Instruction s 11.1 CPU ac 11.1.1 11.1.2 11.1.3 11.1.4 11.1.5 11.1.6 11.1.7	10.4       Serial peripheral interface (SPI)         10.4.1       Introduction         10.4.2       Main features         10.4.3       General description         10.4.4       Clock phase and clock polarity       1         10.4.5       Error flags       1         10.4.6       Low power modes       1         10.4.7       Interrupts       1         10.4.8       SPI registers       1         10.4.8       SPI registers       1         10.5.1       Introduction sinterface (SCI)       1         10.5.2       Main features       1         10.5.2       Main features       1         10.5.3       General description       1         10.5.4       Functional description       1         10.5.5       Low power modes       1         10.5.6       Interrupts       1         10.6.1       Introduction       1         10.6.2       Main features       1         10.6.3       Functional description       1         10.6.2       Main features       1         10.6.3       Functional description       1         10.6.4       Low power modes       1

Pin description ST72324B-Auto

Table 2.	Device	pin d	descri	otion (	(continued)	

		Pin		Le	vel			Por	t																												
N	о.		Type		=		lr	nput		Output		Output		Output		Output		Output		Output		Output		Output		Output		Output		Output		Output		Output		Main function	Alternate function
LQFP44	LQFP32	Name	Тy	Input	Output	float	ndw	int	ana	αо	ЬР	(after reset)	Alternate fullotion																								
2	28	РВ0	I/O	C <sub>T</sub>		x		ei2		х	x	Port B0	Caution: Negative current injection not allowed on this pin on 8/16 Kbyte Flash devices. <sup>(4)</sup>																								
3	-	PB1	I/O	C <sub>T</sub>		Х		ei2		Χ	Х	Port B1																									
4	-	PB2	I/O	C <sub>T</sub>		X		ei2		Χ	Х	Port B2																									
5	29	PB3	I/O	C <sub>T</sub>		Х		ei2		Χ	Х	Port B3																									

- 1. It is mandatory to connect all available V<sub>DD</sub> and V<sub>REF</sub> pins to the supply voltage and all V<sub>SS</sub> and V<sub>SSA</sub> pins to ground.
- On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption..
- OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see Section 1: Description and Section 12.6: Clock and timing characteristics or more details.
- 4. For details refer to Section 12.9.1 on page 162

Legend / Abbreviations for Table 2:

Type:I = input, O = output, S = supply Input level: A = Dedicated analog input In/Output level: C = CMOS  $0.3V_{DD}/0.7_{DD}$  $C_T = CMOS 0.3V_{DD}/0.7_{DD}$  with input trigger

Output level: HS = 20mA high sink (on N-buffer only)


Port and control configuration:

Input:float = floating, wpu = weak pull-up, int = interrupt<sup>(a)</sup>, ana = analog ports Output:OD = open drain<sup>(b)</sup>, PP = push-pull

a. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

b. In the open drain output column, 'T' defines a true open drain I/O (P-Buffer and protection diode to V<sub>DD</sub> are not implemented). See Section 9: I/O ports and Section 12.9: I/O port pin characteristics for more details.

Figure 12. Reset block diagram



The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

## **External power-on reset**

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected  $f_{OSC}$  frequency.

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the  $\overline{RESET}$  pin.

#### **Internal LVD reset**

Two different reset sequences caused by the internal LVD circuitry can be distinguished:

- Power-On reset
- Voltage Drop reset

The device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low when  $V_{DD} < V_{IT+}$  (rising edge) or  $V_{DD} < V_{IT-}$  (falling edge) as shown in *Figure 13*.

The LVD filters spikes on  $V_{DD}$  larger than  $t_{q(VDD)}$  to avoid parasitic resets.

## **Internal Watchdog reset**

The reset sequence generated by a internal Watchdog counter overflow is shown in *Figure 13*.

Starting from the Watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(RSTL)out}$ .

# **Application notes**

The LVDRF flag is not cleared when another reset type occurs (external or watchdog); the LVDRF flag remains set to keep trace of the original failure. In this case, a watchdog reset can be detected by software while an external reset cannot.

#### Caution:

When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

Power saving modes ST72324B-Auto

# 8.4 Active Halt and Halt modes

Active Halt and Halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in Active Halt or Halt mode is given by the MCC/RTC interrupt enable flag (OIE bit in the MCCSR register).

Table 26. MCC/RTC low power mode selection

MCCSR OIE bit	Power saving mode entered when HALT instruction is executed
0	Halt mode
1	Active Halt mode

#### 8.4.1 Active Halt mode

Active Halt mode is the lowest power consumption mode of the MCU with a real-time clock available. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is set (see Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) on page 69 for more details on the MCCSR register).

The MCU can exit Active Halt mode on reception of either an MCC/RTC interrupt, a specific interrupt (see *Table 25: Interrupt mapping*) or a reset. When exiting Active Halt mode by means of an interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 25*).

When entering Active Halt mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Active Halt mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

The safeguard against staying locked in Active Halt mode is provided by the oscillator interrupt.


Note:

As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering Active Halt mode while the Watchdog is active does not generate a reset. This means that the device cannot spend more than a defined delay in this power saving mode.

Caution:

When exiting Active Halt mode following an interrupt, OIE bit of MCCSR register must not be cleared before  $t_{DELAY}$  after the interrupt occurs ( $t_{DELAY}$  = 256 or 4096  $t_{CPU}$  delay depending on option byte). Otherwise, the ST7 enters Halt mode for the remaining  $t_{DELAY}$  period.

Figure 24. Active Halt timing overview



<sup>1.</sup> This delay occurs only if the MCU exits Active Halt mode by means of a reset.

I/O ports ST72324B-Auto

Table 33. I/O port register map and reset values (continued)

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB							LSB
0011h	PFOR								




Figure 34. Timer block diagram


If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see Table 25: Interrupt mapping on page 51).

ST72324B-Auto On-chip peripherals

# 16-bit read sequence

The 16-bit read sequence (from either the Counter register or the Alternate Counter register) is illustrated in the following *Figure 35*.

Figure 35. 16-bit read sequence



The user must first read the MSB, afterwhich the LSB value is automatically buffered.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MSB several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LSB of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
  - TOIE bit of the CR1 register is set and
  - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

Note:

The TOF bit is not cleared by access to the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a reset).

#### **External clock**

The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 36. Counter timing diagram, internal clock divided by 2




Figure 37. Counter timing diagram, internal clock divided by 4





Figure 38. Counter timing diagram, internal clock divided by 8




Note:


The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

Note: After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.

- 2 The ICIR register contains the free running counter value which corresponds to the most recent input capture.
- 3 The two input capture functions can be used together even if the timer also uses the two output compare functions.
- 4 In One pulse mode and PWM mode only Input Capture 2 can be used.
- 5 The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function. Moreover if one of the ICAPi pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICiHR (see note 1).
- The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFFh).







ST72324B-Auto On-chip peripherals

# **Output compare**

In this section, the index, *i*, may be 1 or 2 because there are two output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCiE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare register 1 (OC1R) and Output Compare register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

Table 45. Output compare byte distribution

Register	MS byte	LS byte
OCiR	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and witable and are not affected by the timer hardware. A reset event changes the OC<sub>i</sub>R value to 8000h.

Timing resolution is one count of the free running counter: (f<sub>CPLI</sub>/CC[1:0]).

#### **Procedure**

To use the Output Compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see *Table 50*).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCFi bit is set
- The OCMPi pin takes OLVLi bit value (OCMPi pin latch is forced low during reset)
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OCiR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} i R = \frac{\Delta t * f_{CPU}}{\text{PRESC}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits; see Table 50)

Note:

In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

# 10.4.3 General description

*Figure 49* shows the serial peripheral interface (SPI) block diagram. The SPI has three registers:

- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through four pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select: This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master MCU.




Figure 48. Serial peripheral interface block diagram

## **Functional description**

A basic example of interconnections between a single master and a single slave is illustrated in *Figure 49*.

Clearing sequence after SPIF = 1 (end of a data byte transfer) Read SPICSR 1st Step Result SPIF = 0 Read SPIDR 2nd Step WCOL = 0 Clearing sequence before SPIF = 1 (during a data byte transfer) Read SPICSR 1st Step Result Note: Writing to the SPIDR register instead of reading it does not reset 2nd Step Read SPIDR WCOL = 0the WCOL bit.

Figure 53. Clearing the WCOL bit (Write Collision flag) software sequence

## Single master systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see *Figure 54*).

The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.





Figure 54. Single master/multiple slave configuration

# **SCI Data Register (SCIDR)**

This register contains the received or transmitted data character, depending on whether it is read from or written to.



The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 55*). The RDR register provides the parallel interface between the input shift register and the internal bus (see *Figure 55*).

## **SCI Baud Rate Register (SCIBRR)**





Table 65. SCIBRR register description

Bit	Name	Function
7:6	SCP[1:0]	First SCI Prescaler These 2 prescaling bits allow several standard clock division ranges. 00: PR prescaling factor = 1 01: PR prescaling factor = 3 10: PR prescaling factor = 4 11: PR prescaling factor = 13

# 12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 61*.

Figure 61. Pin input voltage



# 12.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 12.2.1 Voltage characteristics

Table 83. Voltage characteristics

Symbol	Ratings	Maximum value	Unit	
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	6.5		
V <sub>PP</sub> - V <sub>SS</sub>	Programming voltage	13		
	Input voltage on true open drain pin	V <sub>SS</sub> - 0.3 to 6.5	V	
V <sub>IN</sub> <sup>(1)(2)</sup>	Input voltage on any other pin	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3		
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV	
IV <sub>SSA</sub> - V <sub>SSx</sub> I	Variations between digital and analog ground pins	50	IIIV	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 12.8.	3 on	
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (machine model)	page 160		

<sup>1.</sup> Directly connecting the  $\overline{\text{RESET}}$  and I/O pins to  $V_{DD}$  or  $V_{SS}$  could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee <u>safe</u> operation, this connection has to be done through a pull-up or pull-down resistor (typical:  $4.7 k\Omega$  for  $\overline{\text{RESET}}$ ,  $10 k\Omega$  for I/Os). For the same reason, unused I/O pins must not be directly tied to  $V_{DD}$  or  $V_{SS}$ .

I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly ensured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected.

# 12.8 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

## 12.8.1 Functional electromagnetic susceptibility (EMS)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results given in *Table 101 on page 159* are based on the EMS levels and classes defined in application note AN1709.

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).





Figure 79. SPI slave timing diagram with CPHA =  $0^{(1)}$ 

- 1. Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

Figure 80. SPI slave timing diagram with CPHA =  $1^{(1)}$ 



- Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.
- When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.


# 12.13.3 ADC accuracy

Table 112. ADC accuracy

	, , , , , , , , , , , , , , , , , , ,					(4)	
	Parameter				Ma		
Symbol			Conditions	Тур	ROM and 8/16 Kbyte Flash	32 Kbyte Flash	Unit
IE <sub>T</sub> I	Total unadjusted error <sup>(2)</sup>			3	4	6	
IE <sub>O</sub> I	Offset error <sup>(2)</sup>	$5V^{(2)}$		2	3	5	
IE <sub>G</sub> I	Gain error <sup>(2)</sup>	Ш		0.5	3	4.5	LSB
IE <sub>D</sub> I	Differential linearity error <sup>(2)</sup>	Vpp		-1	2	2	
IE <sub>L</sub> I	Integral linearity error <sup>(2)</sup>			1		3	

<sup>1.</sup> Data based on characterization results, monitored in production to guarantee 99.73% within  $\pm$  max value from -40°C to 125°C ( $\pm$  3 $\sigma$  distribution limits).

Figure 86. ADC accuracy characteristics



ADC accuracy vs. negative injection current: Injecting negative current may reduce the accuracy of the conversion being
performed on another analog input. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in
Section 12.9 does not affect the ADC accuracy.




Figure 91. ST72P324Bxx-Auto FastROM commercial product structure

		ST72324B-Auto Microo	ontroller FASTROM/ROM	Option List
		(Las	t update: July 2007)	
Customer: Address: Contact: Phone No: Reference:				
The FASTR	OM/ROM cod	de name is assigned by STN ust be sent in .S19 format	Microelectronics.	processed.
		32K 		8K 
LQFP44 10x LQFP32 7x1	<10: 17: 	[] ST72P324B(J6)T [] ST72P324B(K6)T	[] ST72P324B(J4)T [] ST72P324B(K4)T	[]ST72P324B(J2)T []ST72P324B(K2)T
				8K
LQFP44 10x LQFP32 7x7	k10: 7:	[]ST72324B(J6)T []ST72324B(K6)T	[] ST72324B(J4)T [] ST72324B(K4)T	[]ST72324B(J2)T []ST72324B(K2)T
		ackage (check only one opti		
		[] Tape and Reel	[] Tray	
Temperature	e range :	[] A (-40°C to +85°C) [] B (-40°C to +105°C) [] C (-40°C to +125°C) [] D (-40°C to +150°C)		
Special Mar	king:	[] No		_" nax. Other packages: 10 characters max. re letters, digits, '.', '-', '/' and spaces only.
Clock Sourc	e Selection:	[] MP: Medium p [] MS: Medium s [] HS: High spee [] Internal RC	resonator (1 to 2 MHz) ower resonator (2 to 4 MHz) peed resonator (4 to 8 MHz) d resonator (8 to 16 MHz) P medium power resonator	2)
PLL (1)(2)		[] Disabled	[] Enabled	
LVD reset		[] Disabled [] Medium threshold	[] High threshold [] Low threshold	
Reset delay		[] 256 cycles	[] 4096 cycles	
Watchdog se	election	[] Software activation	[] Hardware activation	
Halt when W	atchdog on	[] Reset	[] No reset	
Readout pro	tection	[] Disabled	[] Enabled	
Date			Signature	••••
		if internal RC network is select only if the resonator is co		r: 2~4 MHz".
	The readout pen ROM and		verted between ROM and F	Flash products. The option byte checksum wil

