



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324bj6tae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

57

	12.10	Control	pin characteristics 166	6
		12.10.1	Asynchronous RESET pin160	6
		12.10.2	ICCSEL/VPP pin	8
	12.11	Timer p	eripheral characteristics 168	8
		12.11.1	16-bit timer	8
	12.12	Commu	inication interface characteristics 169	9
		12.12.1	Serial peripheral interface (SPI) 169	9
	12.13	10-bit A	DC characteristics 17	1
		12.13.1	Analog power supply and reference pins	3
		12.13.2	General PCB design guidelines 173	3
		12.13.3	ADC accuracy	4
13	Packa	age cha	racteristics	5
	13.1	LQFP4	4 package characteristics 17	5
	13.2	LQFP3	2 package characteristics 176	6
	13.3	Therma	ll characteristics	8
	13.4	Ecopac	k information	8
	13.5	Packag	ing for automatic handling 178	8
14	Devic	e confi	guration and ordering information	9
	14.1	Flash d	evices	9
		14.1.1	Flash configuration	9
		14.1.2	Flash ordering information	2
	14.2	_		
		ROM de	evice ordering information and transfer of customer code 18	3
	14.3	ROM de	evice ordering information and transfer of customer code 185 oment tools	3 7
	14.3	ROM de Develop 14.3.1	evice ordering information and transfer of customer code 185 oment tools	3 7 7
	14.3	ROM de Develop 14.3.1 14.3.2	evice ordering information and transfer of customer code 185 oment tools	3 7 7 7
	14.3	ROM de Develop 14.3.1 14.3.2 14.3.3	evice ordering information and transfer of customer code 185 oment tools 185 Introduction 185 Evaluation tools and starter kits 185 Development and debugging tools 185	3 7 7 7 7
	14.3	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4	evice ordering information and transfer of customer code 185 oment tools 185 Introduction 185 Evaluation tools and starter kits 185 Development and debugging tools 185 Programming tools 185	3 7 7 7 7 7
	14.3	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5	evice ordering information and transfer of customer code 185 oment tools 185 Introduction 185 Evaluation tools and starter kits 185 Development and debugging tools 185 Programming tools 185 Socket and emulator adapter information 185	3 7 7 7 7 7 8
	14.3	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 Ap	evice ordering information and transfer of customer code 18 oment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 plication notes 18	3 7 7 7 7 8 8
15	14.3 14.4 Know	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 Ap	evice ordering information and transfer of customer code 18 oment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 plication notes 18 Ntions 18	3 7 7 7 7 7 8 8 9
15	14.3 14.4 Know 15.1	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 Ap m limita All Flas	evice ordering information and transfer of customer code 18 oment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 plication notes 18 Itions 18 th and ROM devices 18	3 7 7 7 7 7 8 8 9 9
15	14.3 14.4 Know 15.1	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 Ap m limita All Flas 15.1.1	evice ordering information and transfer of customer code 18 oment tools 18 Introduction 18 Evaluation tools and starter kits 18 Development and debugging tools 18 Programming tools 18 Socket and emulator adapter information 18 Itions 18 Ntions 18 Safe connection of OSC1/OSC2 pins 18	3 7 7 7 7 7 8 8 9 9 9
15	14.3 14.4 Know 15.1	ROM de Develop 14.3.1 14.3.2 14.3.3 14.3.4 14.3.5 ST7 Ap n limita All Flas 15.1.1 15.1.2	evice ordering information and transfer of customer code 18: pment tools 18: Introduction 18: Evaluation tools and starter kits 18: Development and debugging tools 18: Programming tools 18: Socket and emulator adapter information 18: plication notes 18: Ations 18: Ations 18: Safe connection of OSC1/OSC2 pins 18: External interrupt missed 18:	3 7 7 7 7 7 8 8 9 9 9 9 9

Doc	ID13466	Rev	4
-----	---------	-----	---

Table 101.	EMS test results
Table 102.	EMI emissions
Table 103.	Absolute maximum ratings
Table 104.	Electrical sensitivities
Table 105.	General characteristics
Table 106.	Output driving current
Table 107.	Asynchronous RESET pin
Table 108.	ICCSEL/V _{PP} pin
Table 109.	16-bit timer
Table 110.	SPI characteristics
Table 111.	10-bit ADC characteristics
Table 112.	ADC accuracy
Table 113.	44-pin low profile quad flat package mechanical data
Table 114.	32-pin low profile quad flat package mechanical data
Table 115.	Thermal characteristics
Table 116.	Flash option bytes
Table 117.	Option byte 0 bit description
Table 118.	Option byte 1 bit description
Table 119.	Package selection (OPT7)
Table 120.	STMicroelectronics development tools
Table 121.	Suggested list of socket types
Table 122.	Port A and F configuration
Table 123.	Document revision history



4 Flash program memory

4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a byte-by-byte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (in-circuit programming) or IAP (in-application programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main features

- 3 Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (in-circuit programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (in-application programming). In this mode, all sectors, except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Readout protection
- Register Access Security System (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see *Table 4*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 5*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 4.	Sectors	available i	n Flash	devices

Flash size (bytes)	Available sectors
4K	Sector 0
8К	Sectors 0, 1
>8K	Sectors 0, 1, 2



6 Supply, reset and clock management

6.1 Introduction

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in *Figure 10*.

For more details, refer to dedicated parametric section.

Main features

- Optional Phase Locked Loop (PLL) for multiplying the frequency by 2 (not to be used with internal RC oscillator in order to respect the max. operating frequency)
- Multi-Oscillator clock management (MO)
 - 5 crystal/ceramic resonator oscillators
 - 1 Internal RC oscillator
- Reset Sequence Manager (RSM)
- System Integrity management (SI)
 - Main supply low voltage detection (LVD)
 - Auxiliary voltage detector (AVD) with interrupt capability for monitoring the main supply

6.2 PLL (phase locked loop)

If the clock frequency input to the PLL is in the range 2 to 4 MHz, the PLL can be used to multiply the frequency by two to obtain an f_{OSC2} of 4 to 8 MHz. The PLL is enabled by option byte. If the PLL is disabled, then $f_{OSC2} = f_{OSC}/2$.

Caution: The PLL is not recommended for applications where timing accuracy is required. Furthermore, it must not be used with the internal RC oscillator.

Figure 9. PLL block diagram





6.6 SI registers

6.6.1 System integrity (SI) control/status register (SICSR)

SICSR					Rese	t value: 000	x 000x (00h)
7	6	5	4	3	2	1	0
Res	AVDIE	AVDF	LVDRF		Reserved		WDGRF
-	B/W	BO	B/W		-		R/W

Table 12.SICSR register description

Bit	Name	Function
7	-	Reserved, must be kept cleared
6	AVDIE	Voltage Detector Interrupt Enable This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine 0: AVD interrupt disabled 1: AVD interrupt enabled
5	AVDF	 Voltage Detector Flag This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. Refer to <i>Figure 15</i> and to <i>Section 6.5.2: AVD (auxiliary voltage detector)</i> for additional details. 0: V_{DD} over V_{IT+(AVD)} threshold 1: V_{DD} under V_{IT-(AVD)} threshold
4	LVDRF	LVD Reset Flag This bit indicates that the last reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by option byte, the LVDRF bit value is undefined.
3:1	-	Reserved, must be kept cleared
0	WDGRF	Watchdog Reset Flag This bit indicates that the last reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD reset (to ensure a stable cleared state of the WDGRF flag when CPU starts). Combined with the LVDRF information, the flag description is given in <i>Table 13</i> .

Table 13.	Reset source	e flags
-----------	--------------	---------

Reset sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х



When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

- Note: 1 The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.
 - 2 Reset and TRAP can be considered as having the highest software priority in the decision process.

7.2.2 Different interrupt vector sources

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (reset, TRAP) and the maskable type (external or from internal peripherals).

7.2.3 Non-maskable sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see *Figure 16*). After stacking the PC, X, A and CC registers (except for reset), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit Halt mode.

TRAP (non-maskable software interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart in *Figure 16*.

Reset

The reset source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority.

See the reset chapter for more details.

7.2.4 Maskable sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

External interrupts

External interrupts allow the processor to Exit from Halt low power mode. External interrupt sensitivity is software selectable through the External Interrupt Control register (EICR).

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt line are selected simultaneously, these will be logically ORed.

Peripheral interrupts

Usually the peripheral interrupts cause the MCU to Exit from Halt mode except those mentioned in *Table 25: Interrupt mapping*. A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the



Table 31. I/O port interrupt control/wake-up o	capability
--	------------

Interrupt event	Event flag	Enable Control bit	Exit from WAIT	Exit from HALT
External interrupt on selected external event	-	DDRx, ORx	Yes	Yes

9.5.1 I/O port implementation

The I/O port register configurations are summarized Table 32.

Table 32.Port configuration

Port	Din name	Input (D	DR = 0)	Output (DDR = 1)		
FOIL	Finname	OR = 0	OR = 1	OR = 0	OR = 1	
	PA7:6	Floa	ating	True open-drain (high sink)		
Port A	PA5:4	Floating	Pull-up	Open drain	Push-pull	
	PA3	Floating	Floating interrupt	Open drain	Push-pull	
Port P	PB3	Floating	Floating interrupt	Open drain	Push-pull	
FULD	PB4, PB2:0	Floating	Pull-up	Open drain	Push-pull	
Port C	PC7:0	Floating	Pull-up	Open drain	Push-pull	
Port D	PD5:0	Floating	Pull-up	Open drain	Push-pull	
Port E	PE1:0	Floating	Pull-up	Open drain	Push-pull	
Dort E	PF7:6, 4	Floating	Pull-up	Open drain	Push-pull	
Port F	PF2:0	Floating	Pull-up	Open drain	Push-pull	

Table 33. I/O port register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Reset value of all	I/O port registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR								
0006h	PCDR								
0007h	PCDDR	MSB							LSB
0008h	PCOR								
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								



Figure 30. Watchdog block diagram



10.1.4 How to program the Watchdog timeout

Figure 31 shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in *Figure 32*.

Caution: When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.



Figure 31. Approximate timeout duration





Figure 41. Output compare block diagram











The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds) f_{CPU} = CPU clock frequency (in hertz) PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits; see *Table 50*)

If the timer clock is an external clock the formula is:

Where:

t = Pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin (see *Figure 45*).

- Note: 1 The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
 - 2 When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
 - 3 If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.
 - 4 The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
 - 5 When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.

Figure 45. One Pulse mode timing example⁽¹⁾



1. IEDG1 = 1, OC1R = 2ED0h, OLVL1 = 0, OLVL2 = 1







If OLVL1 = 1 and OLVL2 = 0, the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2, a continuous signal will be seen on the OCMP1 pin.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds) f_{CPU} = CPU clock frequency (in hertz) PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits; see *Table 50*)

If the timer clock is an external clock the formula is:

Where:

t = Signal or pulse period (in seconds)

 f_{EXT} = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (see Table 46).

- Note: 1 After a write instruction to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
 - 2 The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
 - 3 The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
 - 4 In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
 - 5 When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.



The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see *Overrun condition* (*OVR*) on page 103).

10.4.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (see *Figure 52*).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

Figure 52 shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK, MISO and MOSI pins are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.



Figure 52. Data clock timing diagram⁽¹⁾

1. This figure should not be used as a replacement for parametric information. Refer to the Electrical Characteristics chapter.





Figure 53. Clearing the WCOL bit (Write Collision flag) software sequence

Single master systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see *Figure 54*).

The master device selects the individual slave devices by using four pins of a parallel port to control the four \overline{SS} pins of the slave devices.

The \overline{SS} pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.



Figure 54. Single master/multiple slave configuration



10.4.8 SPI registers

SPI Control Register (SPICR)

SPICR					Res	et value: 0000	0 xxxx (0xh)
7	6	5	4	3	2	1	0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR	[1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/	W

Table 55.	SPICR register description
-----------	----------------------------

Bit	Name	Function					
7	SPIE	 Serial Peripheral Interrupt Enable This bit is set and cleared by software. 0: Interrupt is inhibited. 1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register. 					
6	SPE	 Serial Peripheral Output Enable This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 103</i>). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins. 0: I/O pins free for general purpose I/O 1: SPI I/O pin alternate functions enabled 					
5	SPR2	 Divider Enable This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to <i>Table 56: SPI master mode SCK frequency</i>. 0: Divider by 2 enabled 1: Divider by 2 disabled <i>Note: This bit has no effect in slave mode</i>. 					
4	MSTR	 Master mode This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 103</i>). 0: Slave mode 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed. 					
3	CPOL	 Clock Polarity This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes. 0: SCK pin has a low level idle state 1: SCK pin has a high level idle state <i>Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.</i> 					



Receiver muting and wake-up feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non-addressed receivers.

The non-addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits cannot be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the Wake bit is reset,
- by Address Mark detection if the Wake bit is set.

A receiver wakes up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the Idle bit is not set.

A receiver wakes up by Address Mark detection when it received a '1' as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

Caution: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU = 1) and an address mark wake-up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.

Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in *Table 59*.

M bit	PCE bit	SCI frame
0	0	SB 8 bit data STB
0	1	SB 7-bit data PB STB
1	0	SB 9-bit data STB
1	1	SB 8-bit data PB STB

Table 59.	Frame forma	ats ⁽¹⁾⁽²⁾
-----------	-------------	-----------------------

1. SB = Start bit, STB = Stop bit, and PB = Parity bit.

2. In case of wake-up by an address mark, the MSB bit of the data is taken into account and not the Parity bit.



10.6.3 Functional description

The conversion is monotonic, meaning that the result never decreases if the analog input does not increase.

If the input voltage (V_{AIN}) is greater than V_{AREF} (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage (V_{AIN}) is lower than V_{SSA} (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

 R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allotted time.

A/D converter configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to *Section 9: I/O ports*. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

Select the CS[3:0] bits to assign the analog channel to convert.

Starting the conversion

In the ADCCSR register:

Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- the EOC bit is set by hardware
- the result is in the ADCDR registers

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit.
- 2. Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically.

Note:

The data is not latched, so both the low and the high data register must be read before the next conversion is complete. Therefore, it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit.
- 2. Read the ADCDRH register. This clears EOC automatically.



12.5.3 Supply and clock managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for Halt mode).

Symbol	Parameter	Conditions	Тур	Max	Unit
I _{DD(RCINT)}	Supply current of internal RC oscillator		625		
I _{DD(RES)}	Supply current of resonator oscillator ⁽¹⁾⁽²⁾		see Secti on pag	on 12.6.3 ge 154	μA
I _{DD(PLL)}	PLL supply current	V – 5V	360		
I _{DD(LVD)}	LVD supply current	v _{DD} = 5v	150	300	

Table 91. Oscillators, PLL and LVD current consumption

1. Data based on characterization results done with the external components specified in *Section 12.6.3*, not tested in production.

2. As the oscillator is based on a current source, the consumption does not depend on the voltage.

12.5.4 On-chip peripherals

Table 92. On-chip peripherals current consumption

Symbol	Parameter	Conditions	Тур	Unit
I _{DD(TIM)}	16-bit timer supply current ⁽¹⁾		50	
I _{DD(SPI)}	SPI supply current ⁽²⁾	$T = 25^{\circ}C f = 4 MHz V = 5 0V$		
I _{DD(SCI)}	SCI supply current ⁽³⁾	$I_A = 25^{\circ}C, t_{CPU} = 4 \text{ MHz}, v_{DD} = 5.0 \text{ V}$		μΑ
I _{DD(ADC)}	ADC supply current when converting ⁽⁴⁾			

1. Data based on a differential I_{DD} measurement between reset configuration (timer counter running at $f_{CPU}/4$) and timer counter stopped (only TIMD bit set). Data valid for one timer.

 Data based on a differential I_{DD} measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.

3. Data based on a differential I_{DD} measurement between SCI low power state (SCID = 1) and a permanent SCI data transmit sequence.

4. Data based on a differential ${\rm I}_{\rm DD}$ measurement between reset configuration and continuous A/D conversions.



12.6.3 Crystal and ceramic resonator oscillators

The ST7 internal clock can be supplied with four different crystal/ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fosc	Oscillator frequency ⁽¹⁾	LP: low power oscillator MP: medium power oscillator MS: medium speed oscillator HS: high speed oscillator	1 >2 >4 >8		2 4 8 16	MHz
R _F	Feedback resistor ⁽²⁾		20		40	kΩ
C _{L1} C _{L2}	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator $(R_S)^{(3)}$	$\begin{array}{l} R_{S} = 200\Omega \ LP \ \text{oscillator} \\ R_{S} = 200\Omega \ MP \ \text{oscillator} \\ R_{S} = 200\Omega \ MS \ \text{oscillator} \\ R_{S} = 100\Omega \ HS \ \text{oscillator} \end{array}$	22 22 18 15		56 46 33 33	pF
i ₂	OSC2 driving current	$V_{DD} = 5V, V_{IN} = V_{SS}$ LP oscillator MP oscillator MS oscillator HS oscillator		80 160 310 610	150 250 460 910	μΑ

Table 95. Crystal and ceramic resonator oscillators

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Refer to crystal/ceramic resonator manufacturer for more details.

 Data based on characterization results, not tested in production. The relatively low value of the RF resistor, offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the microcontroller is used in tough humidity conditions.

3. For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5pF to 25pF range (typ.) designed for high-frequency applications and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2}, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included when sizing C_{L1} and C_{L2} (10 pF can be used as a rough estimate of the combined pin and board capacitance).

Figure 64. Typical application with a crystal or ceramic resonator (8/16 Kbyte Flash and ROM devices)





12.13.1 Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate V_{AREF} and V_{SSA} analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages, V_{AREF} and V_{SSA} pins are not available (refer to *Section 2 on page 15*). In this case the analog supply and reference pads are internally bonded to the V_{DD} and V_{SS} pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see *Section 12.13.2: General PCB design guidelines*).

12.13.2 General PCB design guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1µF and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10µF capacitor close to the power source (see *Figure 85*).
- The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V_{AREF} is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.



Figure 85. Power supply filtering



Dim.	mm			inches			
	Min	Тур	Мах	Min	Тур	Мах	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
Number of pins							
N	44						

 Table 113.
 44-pin low profile quad flat package mechanical data

13.2 LQFP32 package characteristics

Figure 88. 32-pin low profile quad flat package outline



Table 114.	32-pin low	profile quad	flat package	mechanical data
------------	------------	--------------	--------------	-----------------

Dim.	mm			inches		
	Min	Тур	Max	Min	Тур	Max
А			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.30	0.37	0.45	0.012	0.015	0.018
С	0.09		0.20	0.004		0.008
D		9.00			0.354	
D1		7.00			0.276	
E		9.00			0.354	
E1		7.00			0.276	
е		0.80			0.031	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.018	0.024	0.030

