



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324bk2tae

		6.3.3	Internal RC oscillator	33
	6.4	Reset se	equence manager (RSM)	34
		6.4.1	Asynchronous external RESET pin	34
	6.5	System	integrity management (SI)	36
		6.5.1	LVD (low voltage detector)	36
		6.5.2	AVD (auxiliary voltage detector)	37
		6.5.3	Low power modes	38
		6.5.4	Interrupts	38
	6.6	SI regist	ers	39
		6.6.1	System integrity (SI) control/status register (SICSR)	39
7	Interru	upts		41
	7.1	Introduc	tion	41
	7.2	Masking	and processing flow	41
		7.2.1	Servicing pending interrupts	
		7.2.2	Different interrupt vector sources	43
		7.2.3	Non-maskable sources	43
		7.2.4	Maskable sources	43
	7.3	Interrupt	s and low power modes	44
	7.4	Concurr	ent and nested management	44
	7.5	Interrupt	registers	45
		7.5.1	CPU CC register interrupt bits	45
		7.5.2	Interrupt software priority registers (ISPRx)	46
	7.6	External	interrupts	48
		7.6.1	I/O port interrupt sensitivity	48
		7.6.2	External interrupt control register (EICR)	49
8	Power	r saving	modes	52
	8.1	Introduc	tion	52
	8.2	Slow mo	ode	52
	8.3	Wait mo	de	53
	8.4	Active H	alt and Halt modes	54
		8.4.1	Active Halt mode	
		8.4.2	Halt mode	
9	I/O no	rte		50
9	"O po	, lo		JÜ

12	Elect	rical cha	aracteristics145
	12.1	Parame	eter conditions
		12.1.1	Minimum and maximum values
		12.1.2	Typical values
		12.1.3	Typical curves
		12.1.4	Loading capacitor
		12.1.5	Pin input voltage146
	12.2	Absolut	e maximum ratings 146
		12.2.1	Voltage characteristics
		12.2.2	Current characteristics
		12.2.3	Thermal characteristics
	12.3	Operati	ng conditions
	12.4	LVD/AV	D characteristics
		12.4.1	Operating conditions with LVD
		12.4.2	Auxiliary voltage detector (AVD) thresholds
	12.5	Supply	current characteristics
		12.5.1	ROM current consumption
		12.5.2	Flash current consumption
		12.5.3	Supply and clock managers
		12.5.4	On-chip peripherals
	12.6	Clock a	nd timing characteristics
		12.6.1	General timings
		12.6.2	External clock source
		12.6.3	Crystal and ceramic resonator oscillators
		12.6.4	RC oscillators
		12.6.5	PLL characteristics
	12.7	Memory	y characteristics 156
		12.7.1	RAM and hardware registers
		12.7.2	Flash memory
	12.8	EMC ch	naracteristics
		12.8.1	Functional electromagnetic susceptibility (EMS)
		12.8.2	Electromagnetic interference (EMI)159
		12.8.3	Absolute maximum ratings (electrical sensitivity)
	12.9	I/O port	pin characteristics
		12.9.1	General characteristics
		12.9.2	Output driving current

Table 49.	CR1 register description	. 89
Table 50.	CR2 register description	. 91
Table 51.	CSR register description	. 92
Table 52.	16-bit timer register map and reset values	. 96
Table 53.	Effect of low power modes on SPI	105
Table 54.	SPI interrupt control/wake-up capability	105
Table 55.	SPICR register description	106
Table 56.	SPI master mode SCK frequency	107
Table 57.	SPICSR register description	108
Table 58.	SPI register map and reset values	109
Table 59.	Frame formats	119
Table 60.	Effect of low power modes on SCI	122
Table 61.	SCI interrupt control/wake-up capability	122
Table 62.	SCISR register description	
Table 63.	SCICR1 register description	
Table 64.	SCICR2 register description	
Table 65.	SCIBRR register description	
Table 66.	SCIERPR register description	
Table 67.	SCIETPR register description	
Table 68.	Baud rate selection	
Table 69.	SCI register map and reset values	
Table 70.	Effect of low power modes on ADC	
Table 71.	ADCCSR register description	
Table 72.	ADCDRH register description	
Table 73.	ADCDRL register description	
Table 74.	ADC register map and reset values	
Table 75.	Addressing mode groups	
Table 76.	CPU addressing mode overview	
Table 77.	Inherent instructions	
Table 78.	Immediate instructions	
Table 79.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes	
Table 80.	Relative direct and indirect instructions and functions	
Table 81.	Instruction groups	
Table 82.	Instruction set overview	
Table 83.	Voltage characteristics	
Table 84.	Current characteristics	
Table 85.	Thermal characteristics	
Table 86.	Operating conditions	
Table 87.	Operating conditions with LVD	
Table 88.	AVD thresholds	
Table 89.	ROM current consumption	
Table 90.	Flash current consumption	
Table 91.	Oscillators, PLL and LVD current consumption	
Table 92.	On-chip peripherals current consumption	
Table 93.	General timings.	
Table 94.	External clock source	
Table 95.	Crystal and ceramic resonator oscillators	
Table 96.	OSCRANGE selection for typical resonators	
Table 97.	RC oscillators	
Table 98.	PLL characteristics	
Table 99.	RAM and hardware registers	
Table 100.	Dual voltage HDFlash memory	

Pin description ST72324B-Auto

Table 2.	Device	pin d	descri	otion ((continued)	

		Pin		Le	vel			Por	t								
N	о.		Type		=		lr	nput		Output		Output		Output		Main function	Alternate function
LQFP44	LQFP32	Name	Тy	Input	Output	float	ndw	int	ana	αо	ЬР	(after reset)	Alternate fullotion				
2	28	РВ0	I/O	C _T		x		ei2		х	x	Port B0	Caution: Negative current injection not allowed on this pin on 8/16 Kbyte Flash devices. ⁽⁴⁾				
3	-	PB1	I/O	C _T		Х		ei2		Χ	Х	Port B1					
4	-	PB2	I/O	C _T		X		ei2		Χ	Х	Port B2					
5	29	PB3	I/O	C _T		Х		ei2		Χ	Х	Port B3					

- 1. It is mandatory to connect all available V_{DD} and V_{REF} pins to the supply voltage and all V_{SS} and V_{SSA} pins to ground.
- On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption..
- OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see Section 1: Description and Section 12.6: Clock and timing characteristics or more details.
- 4. For details refer to Section 12.9.1 on page 162

Legend / Abbreviations for Table 2:

Type:I = input, O = output, S = supply Input level: A = Dedicated analog input In/Output level: C = CMOS $0.3V_{DD}/0.7_{DD}$ $C_T = CMOS 0.3V_{DD}/0.7_{DD}$ with input trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

Input:float = floating, wpu = weak pull-up, int = interrupt^(a), ana = analog ports Output:OD = open drain^(b), PP = push-pull

a. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

b. In the open drain output column, 'T' defines a true open drain I/O (P-Buffer and protection diode to V_{DD} are not implemented). See Section 9: I/O ports and Section 12.9: I/O port pin characteristics for more details.

4.3.1 Readout protection


Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased.

Readout protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the option list.

Figure 5. Memory map and sector address



4.4 ICC interface

ICC needs a minimum of 4 and up to 6 pins to be connected to the programming tool (see *Figure 6*). These pins are:

- RESET: device reset
- V_{SS}: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input/output serial data pin
- ICCSEL/V_{PP}: programming voltage
- OSC1 (or OSCIN): main clock input for external source (optional)
- V_{DD}: application board power supply (optional, see *Figure 6*, Note 3).




Figure 6. Typical ICC interface

- 1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the programming tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.
- 2. During the ICC session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (PUSH-pull output or pull-up resistor <1K). A schottky diode can be used to isolate the application reset circuit in this case. When using a classical RC network with R>1K or a reset management IC with open drain output and pull-up resistor >1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
- 3. The use of Pin 7 of the ICC connector depends on the programming tool architecture. This pin must be connected when using most ST programming tools (it is used to monitor the application power supply). Please refer to the programming tool manual.
- 4. Pin 9 has to be connected to the OSC1 (OSCIN) pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

Caution:

External clock ICC entry mode is mandatory in ST72F324B 8/16 Kbyte Flash devices. In this case pin 9 must be connected to the OSC1 (OSCIN) pin of the ST7 and OSC2 must be grounded. 32 Kbyte Flash devices may use external clock or application clock ICC entry mode.

4.5 ICP (in-circuit programming)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 6*). For more details on the pin locations, refer to the device pinout description.

6.3.2 Crystal/ceramic oscillators

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of four oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 14.1 on page 179 for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the reset phase to avoid losing time in the oscillator start-up phase.

6.3.3 Internal RC oscillator


Table 9.

This oscillator allows a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

In order not to exceed the maximum operating frequency, the internal RC oscillator must not be used with the PLL.

ST7 clock sources



ST72324B-Auto Interrupts

Table 18. Dedicated interrupt instruction set⁽¹⁾ (continued)

Instruction	New description	Function/example	l1	Н	10	N	Z	С
IRET	Interrupt routine return	POP CC, A, X, PC	l1	Н	10	N	Z	С
JRM	Jump if I1:0=11 (level 3)	I1:0=11 ?						
JRNM	Jump if I1:0<>11	l1:0<>11 ?						
POP CC	POP CC from the Stack	Mem => CC	l1	Н	10	N	Z	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0			
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1			
TRAP	Software TRAP	Software NMI	1		1			
WFI	WAIT for interrupt		1		0			

^{1.} During the execution of an interrupt routine, the HALT, POP CC, RIM, SIM and WFI instructions change the current software priority up to the next IRET instruction or one of the previously mentioned instructions.

Power saving modes ST72324B-Auto

Figure 26. HALT timing overview





Figure 27. Halt mode flowchart



- 1. WDGHALT is an option bit. See Section 14.1 on page 179 for more details.
- 2. Peripheral clocked with an external clock source can still be active.

56/198

- Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 25: Interrupt mappingfor more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

I/O ports ST72324B-Auto

Alternate Register output P-buffer access (see table 24 below) Alternate Pull-up enable (see table 24 below) DR $V_{D\underline{D}}$ DDR Pull-up Pad condition OR ▼ If implemented OR SEL N-buffer (see table 24 below) DDR SEL Analog CMOS Schmitt trigger Alternate input External interrupt source (ei_x)

Figure 28. I/O port general block diagram

Table 28. I/O port mode options

	Configuration mode		P-buffer	Diodes			
Configuration mode		Pull-up	P-buller	to V _{DD} ⁽¹⁾	to V _{SS} ⁽²⁾		
Input	Floating with/without Interrupt	Off ⁽³⁾	Off		On		
Input	Pull-up with/without Interrupt	On ⁽⁴⁾	Oii	- On			
	Push-pull	Off	On				
Output	Open drain (logic level)	Oli	Off				
	True open drain	NI	NI	NI ⁽⁵⁾			

- 1. The diode to $\ensuremath{V_{\text{DD}}}$ is not implemented in the true open drain pads.
- 2. A local protection between the pad and V_{SS} is implemented to protect the device against positive stress.
- 3. Off = implemented not activated.
- 4. On = implemented and activated.
- 5. NI = not implemented

60/198

I/O ports ST72324B-Auto

Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in *Figure 29*. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 29. Interrupt I/O port state transitions



9.4 Low power modes

Table 30. Effect of low power modes on I/O ports

Mode	Description
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait mode.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

ST72324B-Auto On-chip peripherals

10.2.5 Low power modes

Table 37. Effect of low power modes on MCC/RTC

Mode	Description
Wait	No effect on MCC/RTC peripheral. MCC/RTC interrupt causes the device to exit from Wait mode.
Active Halt	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt causes the device to exit from Active Halt mode.
Halt	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with Exit from Halt capability.

10.2.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Table 38. MCC/RTC interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
Time base overflow event	OIF	OIE	Yes	No ⁽¹⁾

^{1.} The MCC/RTC interrupt wakes up the MCU from Active Halt mode, not from Halt mode.

10.2.7 MCC registers

MCC control/status register (MCCSR)




Table 39. MCCSR register description

Bit	Name	Function
7	мсо	Main Clock Out selection This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software. 0: MCO alternate function disabled (I/O pin free for general-purpose I/O). 1: MCO alternate function enabled (f _{CPU} on I/O port). Note: To reduce power consumption, the MCO function is not active in Active Halt mode.

On-chip peripherals ST72324B-Auto

External clock

The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 36. Counter timing diagram, internal clock divided by 2




Figure 37. Counter timing diagram, internal clock divided by 4





Figure 38. Counter timing diagram, internal clock divided by 8



Note:

The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

ADC Data Register Low (ADCDRL)




Table 73. ADCDRL register description

Bit	Name	Function			
7:2	-	Reserved. Forced by hardware to 0.			
1:0	D[1:0]	LSB of Converted Analog Value			

Table 74. ADC register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0070h	ADCCSR Reset value	EOC 0	SPEED 0	ADON 0	0	CH3 0	CH2 0	CH1 0	CH0 0
0071h	ADCDRH Reset value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0072h	ADCDRL Reset value	0	0	0	0	0	0	D1 0	D0 0

Electrical characteristics ST72324B-Auto

12.9 I/O port pin characteristics

12.9.1 General characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 105. General characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL}	Input low level voltage (standard voltage devices) ⁽¹⁾				0.3xV _{DD}		
V _{IH}	Input high level voltage ⁽¹⁾		0.7xV _{DD}			V	
V _{hys}	Schmitt trigger voltage hysteresis ⁽²⁾			0.7			
	Injected current on I/O pins other than pin PB0 ⁽⁴⁾				±4		
I _{INJ(PIN)} ⁽³⁾	Injected current on ROM and 32 Kbyte Flash devices pin PB0	V _{DD} = 5V				mA	
	Injected current on 8/16 Kbyte Flash devices pin PB0		0		+4		
$\Sigma I_{\text{INJ(PIN)}}^{(3)}$	Total injected current (sum of all I/O and control pins)	V _{DD} = 5V			±25	mA	
I _{lkg}	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1		
I _S	Static current consumption induced by each floating input pin	Floating input mode ⁽⁵⁾⁽⁶⁾		200		μА	
R _{PU}	Weak pull-up equivalent resistor ⁽⁷⁾	$V_{IN} = V_{SS}, V_{DD} = 5V$	50	120	250	kΩ	
C _{IO}	I/O pin capacitance			5		pF	
t _{f(IO)out}	Output high to low level fall time ⁽¹⁾	C _L = 50pF		25		20	
t _{r(IO)out}	Output low to high level rise time ⁽¹⁾	between 10% and 90%		25		ns	
t _{w(IT)in}	External interrupt pulse time ⁽⁸⁾		1			t _{CPU}	

- 1. Data based on characterization results, not tested in production.
- 2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 3. When the current limitation is not possible, the V_{IN} maximum must be respected, otherwise refer to the $I_{INJ(PIN)}$ specification. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. Refer to Section 12.2.2 on page 147 for more details.
- 4. No negative current injection allowed on 8/16 Kbyte Flash devices
- Static peak current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.
- 6. The Schmitt trigger that is connected to every I/O port is disabled for analog inputs only when ADON bit is ON and the particular ADC channel is selected (with port configured in input floating mode). When the ADON bit is OFF, static current consumption may result. This can be avoided by keeping the input voltage of this pin close to V_{DD} or V_{SS}.
- The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 69).
- 8. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

Package characteristics 13

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LQFP44 package characteristics 13.1

Figure 87. 44-pin low profile quad flat package outline E1

Table 113. 44-pin low profile quad flat package mechanical data

Dim		mm		inches			
Dim.	Min	Тур	Max	Min	Тур	Max	
Α			1.60			0.063	
A1	0.05		0.15	0.002		0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
b	0.30	0.37	0.45	0.012	0.015	0.018	
С	0.09		0.20	0.004	0.000	0.008	
D		12.00			0.472		
D1		10.00			0.394		
Е		12.00			0.472		
E1		10.00			0.394		
е		0.80			0.031		
θ	0°	3.5°	7°	0°	3.5°	7°	

Table 113. 44-pin low profile quad flat package mechanical data

Dim	mm			inches		
Dim.	Min	Тур	Max	Min	Тур	Max
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
Number of pins						
N	44					

13.2 LQFP32 package characteristics

Figure 88. 32-pin low profile quad flat package outline




Table 114. 32-pin low profile quad flat package mechanical data

Dim		mm			inches	
Dim.	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.30	0.37	0.45	0.012	0.015	0.018
С	0.09		0.20	0.004		0.008
D		9.00			0.354	
D1		7.00			0.276	
E		9.00			0.354	
E1		7.00			0.276	
е		0.80			0.031	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.018	0.024	0.030

Emulation Programming Supported ST7 DVP3 series ST7 EMU3 series products ICC socket **Active probe** board **Emulator Connection kit Emulator** and TEB ST72324BJ, ST7MDT20-ST72F324BJ T44/DVP ST7MDT20-ST7MDT20J-TEB ST7SB20J/xx⁽¹⁾ ST7MDT20J-EMU3 DVP3 ST72324BK, ST7MDT20-

Table 120. STMicroelectronics development tools

14.3.5 Socket and emulator adapter information

T32/DVP

For information on the type of socket that is supplied with the emulator, refer to the suggested list of sockets in *Table 121*.

Note:

ST72F324BK

Before designing the board layout, it is recommended to check the overall dimensions of the socket as they may be greater than the dimensions of the device.

For footprint and other mechanical information about these sockets and adapters, refer to the manufacturer's datasheet (www.yamaichi.de for LQFP44 10x10 and www.ironwoodelectronics.com for LQFP32 7x7).

Table 121. Suggested list of socket types

Device	Socket (supplied with ST7MDT20J-EMU3)	Emulator adapter (supplied with ST7MDT20J-EMU3)
LQFP32 7X7	IRONWOOD SF-QFE32SA-L-01	IRONWOOD SK-UGA06/32A-01
LQFP44 10X10	YAMAICHI IC149-044-*52-*5	YAMAICHI ICP-044-5

14.4 ST7 Application notes

All relevant ST7 application notes can be found on www.st.com.

^{1.} Add suffix /EU, /UK, /US for the power supply of your region.

Known limitations ST72324B-Auto

Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```
LD A, #01
LD sema, A; set the semaphore to '1'
LD A, PFDR
AND A,#02
LD X,A; store the level before writing to PxOR/PxDDR
LD A, #$90
LD PFDDR, A; Write to PFDDR
LD A, #$ff
LD PFOR, A; Write to PFOR
LD A, PFDR
AND A, #02
LD Y,A; store the level after writing to PxOR/PxDDR
LD A, X; check for falling edge
cp A, #02
jrne OUT
TNZ Y
jrne OUT
LD A, sema ; check the semaphore status if edge is detected
CP A, #01
jrne OUT
call call_routine ; call the interrupt routine
OUT:LD A, #00
LD sema, A
.call_routine ; entry to call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt ; entry to interrupt routine
LD A,#00
LD sema, A
IRET
```

Case 2: Writing to PxOR or PxDDR with global interrupts disabled:

```
SIM; set the interrupt mask
LD A, PFDR
AND A, #$02
LD X,A; store the level before writing to PxOR/PxDDR
LD A, #$90
LD PFDDR, A ; Write into PFDDR
LD A, #$ff
LD PFOR, A; Write to PFOR
LD A, PFDR
AND A, #$02
LD Y, A; store the level after writing to PxOR/PxDDR
LD A, X; check for falling edge
cp A, #$02
jrne OUT
TNZ Y
jrne OUT
LD A, #$01
LD sema, A; set the semaphore to '1' if edge is detected
```

Revision history ST72324B-Auto

Table 123. Document revision history (continued)

Date	Revision	Changes
23-Jul-2007	2 (cont'd)	Table 121: Flash user programmable device types on page 189: - added footnote to order code column - modified order codes - replaced R with TR for tape and reel in order codes Figure 89: Flash commercial product code structure on page 183: - replaced R with TR for tape and reel - changed presentation of temperature ranges Section 14.2: ROM device ordering information and transfer of customer code on page 184: Added links to option list, to Table 122 and to Table 123 Table 123: TASTROM factory coded device types on page 191: - added footnote to order code column - modified order codes Figure 90: FASTROM commercial product code structure on page 184: Changed presentation of temperature ranges Table 123: ROM factory coded device types on page 192: - added footnote to order code column - modified order codes Figure 91: ROM commercial product code structure on page 184: s - changed title - changed presentation of temperature range ST72324B-Auto Microcontroller FASTROM/ROM Option List on page 185: - replaced ST72324B with ST72324B-Auto in title - grouped device code characters defining pinout and memory size in parentheses - modified special marking max characters allowed
10-Jun-2010 3		Removed section covering differences between automotive and standard devices. Table 86: Operating conditions on page 148: -added D temperature range Section 12.8.3: Absolute maximum ratings (electrical sensitivity) on page 160 - standard microcontrollers: HB and CDM models specified only - automotive microcontrollers: plus an additional test of MM Figure 90: ST72F324Bxx-Auto Flash commercial product structure on page 182 and Figure 91: ST72P324Bxx-Auto FastROM commercial product structure on page 184: - modified figure to reflect leadfree package in Catania (from E to S) modified tape and reel symbol from R to X or TXTable 121.Flash user programmable device removedTable 122.FASTROM factory coded device removed. Figure 92: ST72324Bxx-Auto ROM commercial product structure on page 185: - modified figure to reflect leadfree package in Catania (from E to S) modified tape and reel symbol from R to X or TX added D temperature range Table 123.ROM factory coded device removed. Option List ordering sheet: added D temperature range