

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f3640mdfa-ua

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.	Men	nory	/	
4.	Spe	cial	Function Registers (SFRs)	
5.	Res	et		
	5.1	Har	dware Reset 1	
	5.1.1	1	Reset on a Stable Supply Voltage	
	5.1.2	2	Power-on Reset	
	5.2	Bro	wn-out Reset	35
	5.3	Sof	ware Reset	35
	5.4	Wat	chdog Timer Reset	35
	5.5	Osc	illation Stop Detection Reset	35
	5.6	Inte	rnal Space	
6.	Volta	age	Detection Circuit	
	6.1	Bro	wn-out Reset	41
	6.2	Low	Voltage Detection Interrupt	42
	6.3	Lim	itations on Exiting Stop Mode	44
	6.4	Lim	itations on Exiting Wait Mode	
	6.5	Col	d Start-up / Warm Start-up Discrimination	45
7.	Proc	cess	sor Mode	
	7.1	Тур	es of Processor Mode	47
	7.2	Set	ing Processor Modes	47
	7.3	Inte	rnal Memory	51
8.	Bus			
	8.1	Bus	Mode	53
	8.1.′	1	Separate Bus	53
	8.1.2	2	Multiplexed Bus	53
	8.2	Bus	Control	54
	8.2.2	1	Address Bus	54
	8.2.2	2	Data Bus	54
	8.2.3	3	Chip Select Signal	54
	8.2.4	4	Read and Write Signals	57
	8.2.5	5	ALE Signal	57
	8.2.6	6	RDY Signal	58



Figure 5.2 Reset Sequence

#### 5.2 Brown-out Reset

The microcomputer resets pins, the CPU, or SFRs by setting the built-in voltage detection 0 circuit. The voltage detection 0 circuit monitors the voltage applied to the VCC1 pin (Vdet0).

The microcomputer resets pins, the CPU, and SFR as soon as the voltage that is applied to the VCC1 pin drops to Vdet0 or below.

Then, 125 kHz on-chip oscillator clock starts counting when the voltage that is applied to the VCC1 pin goes up to Vdet0 or above. The internal reset signal becomes "H" after the 125 kHz on-chip oscillator clock is counted 32 times, and then reset sequence starts (see Figure 5.2). The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

Refer to 4. "Special Function Registers (SFRs)" for the SFR status after brown-out reset.

The internal RAM is not reset. When the voltage that is applied to the VCC1 pin drops to Vdet0 or below while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Refer to 6. "Voltage Detection Circuit" for details of the voltage detection 0 circuit.

#### 5.3 Software Reset

The microcomputer resets pins, the CPU, and SFRs when the PM03 bit in the PM0 register is set to 1 (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the software reset, the microcomputer does not reset a part of the SFRs. Refer to **4.** "**Special Function Registers (SFRs)**" for details.

The internal RAM is not reset.

## 5.4 Watchdog Timer Reset

The microcomputer resets pins, the CPU, and SFRs when the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the watchdog timer reset, the microcomputer does not reset a part of the SFRs. Refer to **4.** "**Special Function Registers (SFRs)**" for details.

The internal RAM is not reset. When the watchdog timer underflows while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Refer to 13. "Watchdog Timer" for details.

#### 5.5 Oscillation Stop Detection Reset

The microcomputer resets and stops pins, the CPU, and SFRs when the CM27 bit in the CM2 register is 0 (reset when oscillation stop detected), if it detects main clock oscillation circuit stop. Refer to **10.6 "Oscillation Stop and Re-Oscillation Detect Function"** for details.

In the oscillation stop detection reset, the microcomputer does not reset a part of the SFRs. Refer to **4**. "**Special Function Registers (SFRs)**" for details. Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

## 6.5 Cold Start-up / Warm Start-up Discrimination

As for the cold start-up / warm start-up discrimination, the CWR bit in the RSTFR register determines either cold start-up (reset process) when power-on or warm start-up (reset process) when reset signal is applied during the microcomputer running.

The value of the CWR bit is 0 when power is applied. The CWR bit is also set to 0 after brown-out reset. The CWR bit is set to 1 by writing a 1 in a program and does not change at hardware reset 1, software reset, watchdog timer reset, and oscillation stop detection reset.

Use brown-out reset for cold start-up / warm start-up discrimination.

Follow Table 6.1 Setting Procedures of the Bits for Brown-out Reset to set the bits for brown-out reset. Figure 6.9 shows Cold Start-up / Warm Start-up Discrimination Example. Figure 6.10 shows RSTFR Register.



Figure 6.9 Cold Start-up / Warm Start-up Discrimination Example

Some pins serve as bus control pins (1)

Some pins serve as bus control pins <sup>(1)</sup>

# 7. Processor Mode

## 7.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 7.1 shows the Features of Processor Modes.

	of Flocesson woulds	
Processor Modes	Access Space	Pins Which Are Assigned I/O Ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/
		O pins

external area (1)

SFR, internal RAM, internal ROM,

SFR, internal RAM, external area (1)

#### Table 7.1 Features of Processor Modes

Note:

mode

Memory expansion

Microprocessor mode

1. Refer to 8. "Bus" for details.

## 7.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin and bits PM01 to PM00 in the PM0 register. Table 7.2 shows the Processor Mode After Hardware Reset. Table 7.3 shows Bits PM01 to PM00 Set Values and Processor Modes

#### Table 7.2 Processor Mode After Hardware Reset

CNVSS Pin Input Level	Processor Modes
VSS	Single-chip mode
VCC1 (1, 2)	Microprocessor mode

Notes:

- If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out reset), the internal ROM cannot be accessed regardless of the status of bits PM10 to PM00.
- 2. The multiplexed bus cannot be assigned to the entire  $\overline{CS}$  space.

Table 7.3 Bits PM01 to PM00 Set Values and Processor Mode	Table 7.3
---	-----------

Bits PM01 to PM00	Processor Modes
00b	Single-chip mode
01b	Memory expansion mode
10b	Do not set
11b	Microprocessor mode

Rewriting bits PM01 to PM00 places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVSS pin is "H" or "L". Note, however, that bits PM01 to PM00 cannot be rewritten to 01b (memory expansion mode) or 11b (microprocessor mode) at the same time bits PM07 to PM02 are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out reset), the internal ROM cannot be accessed regardless of bits PM01 to PM00.

Figures 7.1 to 7.3 show the PM0 Register and PM1 Register.



Figure 8.8 Typical Bus Timings Using Software Wait (2)

# 9. Memory Space Expansion Function

The following describes a memory space expansion function.

During memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded using the appropriate register bits.

Table 9.1 shows Setting of Memory Space Expansion Function, Memory Space.

Table 9.1 Set	tting of Memory Space	<b>Expansion Function</b>	, Memory Space
---------------	-----------------------	---------------------------	----------------

Memory Space Expansion Function	Setting (PM15 to PM14)	Memory Space
1-Mbyte Mode	00b	1 Mbyte (no expansion)
4-Mbyte Mode	11b	4 Mbytes

#### 9.1 1-Mbyte Mode

In this mode, the memory space is 1 Mbyte. In 1-Mbyte mode, the external area to be accessed is specified using the  $\overline{CSi}$  (i = 0 to 3) signals (hereafter referred to as the  $\overline{CSi}$  area). Figures 9.2 and 9.3 show the Memory Mapping and  $\overline{CS}$  Area in 1-Mbyte mode.

#### 9.2 4-Mbyte Mode

In this mode, the memory space is 4 Mbytes. Figure 9.1 shows the DBR Register. Bits BSR2 to BSR0 in the DBR register select a bank number which is to be accessed to read or write data. Setting the OFS bit to 1 (with offset) allows the accessed address to be offset by 40000h.

In 4-Mbyte mode, the  $\overline{CSi}$  (i = 0 to 3) pin function differs depending on an area to be accessed.

# 9.2.1 Addresses 04000h to 3FFFFh, C0000h to FFFFFh

• The CSi signal is output from the CSi pin (same operation as 1-Mbyte mode; however, the last address of the CS1 area is 3FFFFh).

## 9.2.2 Addresses 40000h to BFFFFh

- The  $\overline{\text{CS0}}$  pin outputs "L"
- Pins CS1 to CS3 output the setting values of bits BSR2 to BSR0 (bank number)

Figures 9.4 and 9.5 show the Memory Mapping and  $\overline{CS}$  Area in 4-Mbyte mode. Note that banks 0 to 6 are data-only areas. Locate the program in bank 7 or the  $\overline{CSi}$  area.

# 10.1.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fC clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal resonator between pins XCIN and XCOUT. The sub clock oscillation circuit contains a feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 10.8 shows the Examples of Sub Clock Connection Circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillation circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to 1 (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to **10.4** "**Power Control**" for details.



Figure 10.8 Examples of Sub Clock Connection Circuit

# 10.1.3 125 kHz On-Chip Oscillator Clock (fOCO-S)

This clock, approximately 125 kHz, is supplied by 125 kHz on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), this clock is used as the count source for the watchdog timer (Refer to **13.2** "**Count Source Protection Mode Enabled**").

After reset, the 125 kHz on-chip oscillator divided by 8 provides the CPU clock. It stops when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator stops). If the main clock stops oscillating when the CM20 bit in the CM2 register is 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is 1 (oscillation stop, re-oscillation detection interrupt), the 125 kHz on-chip oscillator automatically starts operating and supplying the necessary clock for the microcomputer.

# 10.1.4 PLL Clock

The PLL clock is generated by the PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL frequency synthesizer is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to 1 (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait for tsu (PLL) until the PLL clock to be stable, and then set the CM11 bit in the CM1 register to 1.

Before entering wait mode or stop mode, be sure to set the CM11 bit to 0 (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to 0 (PLL stops). Figure 10.10 shows the Procedure to Use PLL Clock as CPU Clock Source.

The PLL clock is the main clock divided by the selected values of bits PLC05 and PLC04 in the PLC0 register, and then multiplied by the selected values of bits PLC02 to PLC00. Set bits PLC05 and PLC04 to fit divided frequency between 2 MHz and 5 MHz. Figure 10.9 shows the Relation between the Main Clock and the PLL Clock.

![](_page_9_Figure_9.jpeg)

Figure 10.9 Relation between the Main Clock and the PLL Clock

#### 10.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because they are operated by the CPU clock. However, if the CSPRO bit in the CSPR register is 1 (count source protection enabled), the watchdog timer remains active. Because the main clock, sub clock, and 125 kHz on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

# 10.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is 1 (peripheral function clock f1 turned off during wait mode), the f1 clock is turned off while in wait mode, with the power consumption reduced that much. However, fC32 and fOCO-S (clock source of Timers A and B) remain on for the CM02 bit.

## 10.4.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to clear the CM11 bit in the CM1 register to 0 (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit in the PLC0 register to 0 (PLL stops).

## 10.4.2.3 Pin Status during Wait Mode

Table 10.4 lists Pin Status during Wait Mode.

F	Pin	Memory Expansion Mode Microprocessor Mode	Single-Chip Mode
A0 to A19, D0 to D15, CS0 to CS3, BHE		Retains status just prior to enter- ing wait mode	Cannot be used as a bus control pin
RD, WR, WRL	, WRH	"H"	
HLDA, BCLK		"H"	
ALE		"L"	
I/O ports		Retains status just prior to enter- ing wait mode	Retains status before wait mode
CLKOUT	When fC selected	Cannot be used as a CLKOUT pin	Does not stop
	When f8, f32 selected		Does not stop when the CM02 bit is 0. When the CM02 bit is 1, the status immediately prior to entering wait mode is maintained

Table 10.4 Pin Status during Wait Mode

#### **12.4** Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 12.2 shows the Interrupt Vector.

![](_page_11_Figure_4.jpeg)

Figure 12	2.2 Inte	errupt V	/ector
-----------	----------	----------	--------

#### 12.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 12.1 lists the Fixed Vector Table. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **22.2** "Functions to Prevent Flash Memory from Rewriting".

#### Table 12.1 Fixed Vector Table

Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Reference
Undefined Instruction	FFFDCh to FFFDFh	M16C/60, M16C/20, M16C/Tiny
(UND instruction)		Series Software Manual
Overflow (INTO instruction)	FFFE0h to FFFE3h	
BRK Instruction <sup>(2)</sup>	FFFE4h to FFFE7h	
Address Match	FFFE8h to FFFEBh	12.9 "Address Match Interrupt"
Single Step <sup>(1)</sup>	FFFECh to FFFEFh	-
Watchdog Timer,	FFFF0h to FFFF3h	13. "Watchdog Timer"
Oscillation Stop and Re-Oscil-		10. "Clock Generation Circuit"
lation Detection,		6. "Voltage Detection Circuit"
Low Voltage Detection		
DBC (1)	FFFF4h to FFFF7h	-
NMI	FFFF8h to FFFFBh	12.7 "NMI Interrupt"
Reset	FFFFCh to FFFFFh	5. "Reset"

Notes:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. If the contents of address FFFE6h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

![](_page_12_Figure_2.jpeg)

![](_page_13_Figure_2.jpeg)

Figure 15.16 Example of 16-Bit Pulse Width Modulator Operation

![](_page_13_Figure_4.jpeg)

Figure 15.17 Example of 8-Bit Pulse Width Modulator Operation

![](_page_14_Figure_2.jpeg)

Figure 17.12 Transmit and Receive Operation during Clock Synchronous Serial I/O Mode

## 22.3.3 Flash Memory Control Register (Registers FMR0, FMR1, FMR2 and FMR6)

Figures 22.5 to 22.8 show the registers FMR0, FMR1, FMR2 and FMR6, respectively.

b5 b4 b3 b2 b1 b0	Symbo FMR(	) )	Address 0220h	After Re 0000 0001b (other tha 0010 0001b (user boo	eset an user boot mode ot mode)
	Bit Symbol	Bit Name	Func	tion	RW
	FMR00	$RY / \overline{BY}$ status flag	0 : Busy (being written c 1 : Ready	or erased) <sup>(6)</sup>	RO
	FMR01	CPU rewrite mode select bit <sup>(1)</sup>	0 : CPU rewrite mode di 1 : CPU rewrite mode er	sabled nabled	RW
	FMR02	Lock bit disable select bit	0 : Lock bit enabled 1 : Lock bit disabled		RW
	FMSTP	Flash memory stop bit (3, 5, 7)	0 : Flash memory opera 1 : Flash memory opera (placed in low power initialized)	tion enabled tion stopped mode, flash memory	RW
	 (b4)	Reserved bit	Set to 0		RW
	 (b5)	Reserved bit	Set to 0 in other than us Set to 1 in user boot mo	er boot mode de	RW
	FMR06	Program status flag (4)	0 : Terminated normally 1 : Terminated in error		RO
	FMR07	Erase Status Flag <sup>(4)</sup>	0 : Terminated normally 1 : Terminated in error		RO
lotes : 1. To set the F occur before flash memory 2. To set the F	MR01 bit to <sup>2</sup> writing a 1 a y. Enter read	I, write a 0 and then a 1 in s after writing a 0. While in EV d array mode, and then set I, write a 0 and then a 1 in s	succession. Make sure no N0 mode, write to this bit this bit to 0.	o interrupts or DMA tran from a program in other	sfers will r than the

- 3. Write to the FMSTP bit from a program in area other than the flash memory.
- 4. Bits FMR06 and FMR07 are cleared to 0 by executing the clear status command.
- 5. The FMSTP bit is valid when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to 1 by writing 1 in a program, the flash memory is neither placed in low power mode nor initialized.
- 6. This status includes writing or reading with the lock bit program, blank check, or read lock bit status command.
- 7. When the FMR23 bit in the FMR 2 register is set to 1 (low-current consumption), do not set the FMSTP bit to 1 (flash memory stop). Also, when the FMSTP bit is set to 1, do not set the FMR23 bit to 1.

Figure 22.5 FMR0 Register

# VCC1=VCC2=5V

# Switching Characteristics

#### (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C/-40 to $85^{\circ}$ C unless otherwise specified)

Table 23.24 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Parameter	Measuring	Standard		Linit
Symbol		Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) <sup>(3)</sup>		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

 $\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$ 

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times In (1-VOL / VCC2)$ by a circuit of the right figure. For example, when VOL = 0.2VCC2, C = 30pF, R = 1k $\Omega$ , hold time of output "L" level is  $t = -30pF \times 1k \Omega \times In(1-0.2VCC2 / VCC2)$ = 6.7ns.

![](_page_16_Figure_13.jpeg)

![](_page_16_Figure_14.jpeg)

Figure 23.2 Ports P0 to P14 Measurement Circuit

Symbol	Parameter		Measuring Condition		Standard			Llnit
Symbol					Min.	Тур.	Max.	Unit
ICC	Power Supply Current (VCC1=2.7V to 3.6V)	In single-chip mode, the output pins are	Flash Memory	f(BCLK)=25MHz, No division		20	30	mA
		open and other pins are VSS		125 kHz On-chip oscillation, No division, FMR22=1		450		μΑ
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		20		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=3.0V		30		mA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>		40		μΑ
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup> FMR22=FMR23=1		200		μΑ
				125 kHz On-chip oscillation, Wait mode		20		μA
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability High		7.0		μΑ
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability Low		5.0		μΑ
				Stop mode Topr =25°C		1.8	4	μA
Idet2	Low Voltage Detection Diss	sipation Current <sup>(4)</sup>		1		3		μA
Idet0	Reset Area Detection Dissi	pation Current <sup>(4)</sup>				6		μΑ

Table 23.28 Electrical Characteristics (2) <sup>(1)</sup>

Notes:

1. Referenced to VCC1=VCC2=2.7 to 3.3V, VSS = 0V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK)=25MHz unless otherwise specified.

2. With one timer operated using fC32.

3. This indicates the memory in which the program to be executed exists.

4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet2: VC27 bit in the VCR2 register Idet0: VC25 bit in the VCR2 register

# 24.9.1.4 Timer A (Pulse Width Modulation Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAiMR register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOF register before setting the TAiS bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure the TAiMR register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOFS register are modified while the TAiS bit is 0 (count stops) regardless of whether after reset or not.

The IR bit is set to 1 when setting a timer operating mode with any of the following procedures:

- Select PWM mode after reset.
- Change an operating mode from timer mode to PWM mode.
- Change an operating mode from event counter mode to PWM mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by program after the changes listed above are made.

When setting the TAiS register to 0 (count stops) during PWM pulse output, the following action occurs.

When the POFSi bit in the TAPOFS register is 0:

- Stop counting.
- When the TAiOUT pin is output "H," output level is set to "L" and the IR bit is set to 1.
- When the TAiOUT pin is output "L," both output level and the IR bit remains unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Stop counting.
- When the TAiOUT pin is output "L," output level is set to "H" and the IR bit is set to 1.
- When the TAiOUT pin is output "H," both output level and the IR bit remains unchanged.

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on the  $\overline{SD}$  pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to high-impedance state.

# 24.9.2 Timer B

# 24.9.2.1 Timer B (Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using registers TBiMR, TBi, and TBCS0 to TBCS3 before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5).

Always make sure the TBiMR register and registers TBCS0 to TBCS3 are modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not.

A value of a counter while counting, can be read in the TBi register at any time. FFFFh is read while reloading. If the counter is read before it starts counting after a value is set in the TBi register while not counting, the set value is read.

U0SMR4 to U2SMR4	186
U0TB to U2TB	180
U1BCNIC	106
U5C0 to U7C0	182
U5C1 to U7C1	183
U5BCNICÅ`U7BCNIC	106
U5BRG to U7BRG	181
U5MR to U7MR	181
U5RB to U7RB	180
U5SMR to U7SMR	184
U5SMR2 to U7SMR2	185
U5SMR3 to U7SMR3	185
U5SMR4 to U7SMR4	186
U5TB to U7TB	180
TA0 to TA4	139
TAOIC to TA4IC	105
TA0MR to TA4MR 139, 144, 146, 151,	153
TA1, TA2	171
TA11	171
TA1MR, TA2MR	173
TA21	171
TA2MR to TA4MR	148
TA4	171
TA41	171
TA4MR	173
TACS0, TACS1	142
TACS2	143
TABSR 140, 157,	172
TAPOFS	143
TB0 to TB5	156
TB0IC to TB5IC	105
TB0MR to TB5MR 156, 160, 162,	164
TB2	172
TB2MR	173
TB2SC	171
TBCS0 to TBCS3	158
	184
ICR0 to TCR3	129
TBSR	157
UDF	140
TRGSR 141,	172

# [W]

VCR1	38
VCR2	38
WDTS 1	19
VW0C	40