



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (2K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f1010-30i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 1-1: dsPIC30F1010 BLOCK DIAGRAM Y Data Bus X Data Bus 16 16 116 Interrupt Data Latch Data Latch PSV & Table Data Access Y Data RAM Controlle X Data RAM (256 bytes 16 Control Block SFLT2/INT0/OCFLTA/RA9 (256 bytes Address Address 24 Latch Latch PORTA 16 X RAGU Y AGU PCU PCH PCL X WAGU AN0/CMP1A/CN2/RB0 Program Counter AN1/CMP1B/CN3/RB1 Stack Loop Control Logic Address Latch AN2/CMP1C/CMP2A/CN4/RB2 Control Logic AN3/CMP1D/CMP2B/CN5/RB3 AN4/CMP2C/CN6/RB4 Program Memory (12 Kbytes) AN5/CMP2D/CN7/RB5 OSC1/CLKI/RB6 Effective Address OSC2/CLKO/RB7 16 Data Latch **ROM Latch** 6 IR 16 16 16 x 16 W Reg Array Decode Instruction 16/16 Decode & Control Control Signals V V V V to Various Blocks DSP Divide Power-up Engine Unit Timer Oscillator PGC2/EMUC2/OC1/SFLT1/ OSC1/CLK1 Generation tart-up Timei INT1/RD0  $\boxtimes$ ALU<16> POR PORTD Reset MCLR Watchdog Timer 16 16 Output Comparator PWM1L/RE0  $I^2C^{\mathsf{TM}}$ 10-bit ADC Compare Module PWM1H/RE1 Module PWM2L/RE2 PWM2H/RE3 RE4 10 ĮĻ RE5 PGC1/EMUC1/EXTREF/T1CK/ U1ARX/CN0/RE6 Input SMPS SPI1 Change Notification UART1 Timers PGD1/EMUD1/T2CK/U1ATX/ CN1/RE7 **PWM** PORTE PGD2/EMUD2/SCK1/SFLT3/ INT2/RF6 PGC/EMUC/SDI1/SDA/U1RX/RF7 PGD/EMUD/SD01/SCL/U1TX/RF8 PORTF

PINOUT I/O DESCRIPTIONS FOR dsPIC30F2023 (CONTINUED) **TABLE 1-3:** 

RB0-RB11	Pin Name	Pin Type	Buffer Type	Description
PGD1	PGD	I/O	ST	In-Circuit Serial Programming™ data input/output pin.
PGC1	PGC	I	ST	In-Circuit Serial Programming clock input pin.
PGD2	PGD1	I/O		
PGC2	PGC1	I		
RA8-RA11		I/O		
RB0-RB11	PGC2	I	ST	In-Circuit Serial Programming clock input pin 2.
RDO.RD1	RA8-RA11	I/O	ST	PORTA is a bidirectional I/O port.
REO.RE7         I/O         ST         PORTE is a bidirectional I/O port.           RF2, RF3, RF6-RF8, RF14, RF15         I/O         ST         PORTF is a bidirectional I/O port.           RG2, RG3         I/O         ST         PORTG is a bidirectional I/O port.           SCK1         I/O         ST         Synchronous serial clock input/output for SPI #1.           SDD1         O         SPI #1 Data In.           SD01         O         SPI #1 Data Out.           SST         SPI #1 Slave Synchronization.           SCL         I/O         ST           SDA         I/O         ST           SDA         I/O         ST           Synchronous serial clock input/output for I²C.           SDA         I/O         ST           Synchronous serial clock input.           TICK         I         ST           TICK         I         ST           TIME         ST         Synchronous serial clock input.           UTRX         I         ST           Alternate UART1 Recei	RB0-RB11	I/O	ST	PORTB is a bidirectional I/O port.
RF2, RF3, RF64, RF64, RF64, RF15         I/O         ST         PORTF is a bidirectional I/O port.           RG2, RG3         I/O         ST         PORTG is a bidirectional I/O port.           SCK1         I/O         ST         Synchronous serial clock input/output for SPI #1.           SDI1         I         ST         SPI #1 Data In.           SDD01         O         — SPI #1 Data Out.           SST         I         ST         SPI #1 Slave Synchronization.           SCL         I/O         ST         Synchronous serial clock input/output for I²C.           SDA         I/O         ST         Synchronous serial clock input.           T1CK         I         ST         Timer2 external clock input.           T1CK         I         ST         Timer2 external clock input.           U1RX         I         ST         JART1 Receive.           U1ARX         I         ST         Alternate UART1 Receive.           U1ARX         I         ST         Alternate UART1 Receive.           U1ARX         I         Analog         Comparator 1 Channel A           CMP1B         I         Analog         Comparator 1 Channel B           CMP1B         I         Analog         Comparator 1 Channel B	RD0,RD1	I/O	ST	PORTD is a bidirectional I/O port.
RF6.RR.8, RF14, RF15  RG2, RG3  VO  ST  PORTG is a bidirectional I/O port.  SCK1  VO  ST  Synchronous serial clock input/output for SPI #1.  SPI #1 Data In.  SPI #1 Data In.  SPI #1 Data Out.  Spi #1 Pata Out.	RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RG2, RG3	RF6-RF8, RF14,	I/O	ST	PORTF is a bidirectional I/O port.
SDI1		I/O	ST	PORTG is a bidirectional I/O port.
SDO1 SST         O I         SPI #1 Slave Synchronization.           SCL SDA         I/O         ST         Synchronous serial clock input/output for I²C.           SDA         I/O         ST         Synchronous serial clock input/output for I²C.           T1CK         I         ST         Timer1 external clock input.           T2CK         I         ST         Timer2 external clock input.           U1RX         I         ST         UART1 Receive.           U1TX         O         —         UART1 Receive.           U1ARX         I         ST         Alternate UART1 Receive.           U1ATX         O         —         Alternate UART1 Transmit.           U1ATX         O         —         Alternate UART1 Transmit           CMP1A         I         Analog         Comparator 1 Channel A           CMP1B         I         Analog         Comparator 1 Channel B           CMP1D         I         Analog         Comparator 1 Channel D           CMP2A         I         Analog         Comparator 2 Channel B           CMP2B         I         Analog         Comparator 2 Channel B           CMP2D         I         Analog         Comparator 3 Channel B           CMP3A <td< td=""><td></td><td>I/O</td><td></td><td>Synchronous serial clock input/output for SPI #1.</td></td<>		I/O		Synchronous serial clock input/output for SPI #1.
ST	SDI1	I	ST	SPI #1 Data In.
SCL SDA I/O ST Synchronous serial clock input/output for I²C.  SDA I/O ST Synchronous serial clock input/output for I²C.  Synchronous serial data input/output for I²C.  T1CK I ST Timer1 external clock input.  T2CK I ST Timer2 external clock input.  U1RX I ST UART1 Receive.  U1RX I ST UART1 Receive.  U1ARTX O — HART1 Transmit.  U1ARX I ST Alternate UART1 Receive.  U1ARTX O — Alternate UART1 Transmit  CMP1A I Analog Comparator 1 Channel A  CMP1B I Analog Comparator 1 Channel B  CMP1C I Analog Comparator 1 Channel B  CMP1D I Analog Comparator 2 Channel B  CMP2A I Analog Comparator 2 Channel B  CMP2B I Analog Comparator 2 Channel B  CMP2C I Analog Comparator 2 Channel B  CMP2D I Analog Comparator 2 Channel B  CMP3B I Analog Comparator 3 Channel D  CMP3B I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3C I Analog Comparator 3 Channel B  CMP3D C I Analog Comparator 3 Channel B  CMP4A I Analog Comparator 3 Channel B  CMP4B I Analog Comparator 4 Channel D  CMP4B I Analog Comparator 4 Channel D  CMP4B I Analog Comparator 4 Channel B  CMP4B I Analog Comparator 5 Channel B  CMP4B I Analog Comparator 6 Channel B  CMP4B I Analog Comparator 6 Channel B  CMP4B I Analog Comparator 7 Channel B  CMP4B I Analog Comparator 9 Channel B  CMP		0	_	
SDA I/O ST Synchronous serial data input/output for I <sup>2</sup> C.  T1CK 1 ST Timer1 external clock input.  T2CK 1 ST Timer2 external clock input.  U1RX I ST UART1 Receive.  U1RTX O — UART1 Transmit.  U1ARX I ST Alternate UART1 Receive.  U1ATX O — Alternate UART1 Transmit  CMP1A I Analog Comparator 1 Channel A  CMP1B I Analog Comparator 1 Channel B  CMP1C I Analog Comparator 1 Channel B  CMP1D I Analog Comparator 1 Channel D  CMP2A I Analog Comparator 2 Channel B  CMP2B I Analog Comparator 2 Channel B  CMP2C I Analog Comparator 2 Channel B  CMP2D I Analog Comparator 2 Channel B  CMP3A I Analog Comparator 3 Channel D  CMP3B I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3C I Analog Comparator 3 Channel B  CMP3C I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3C I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP4A I Analog Comparator 3 Channel C  CMP4B I Analog Comparator 4 Channel D  CMP4A I Analog Comparator 4 Channel B  CMP4B I Analog Comparator 4 Channel B  CMP4C I Analog Comparator 4 Channel D  CNO-CN7 I ST Input Change notification inputs  Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.	SS1	I	ST	SPI #1 Slave Synchronization.
T1CK T2CK I ST Timer1 external clock input. T1CK T2CK I ST Timer2 external clock input.  U1RX I ST UART1 Receive. U1ATX O — UART1 Transmit.  U1ARX I ST Alternate UART1 Receive. U1ATX O — Alternate UART1 Transmit  CMP1A I Analog Comparator 1 Channel A  CMP1B I Analog Comparator 1 Channel B  CMP1C I Analog Comparator 1 Channel B  CMP1D I Analog Comparator 1 Channel B  CMP2A I Analog Comparator 2 Channel A  CMP2B I Analog Comparator 2 Channel B  CMP2C I Analog Comparator 2 Channel B  CMP2D I Analog Comparator 2 Channel B  CMP3A I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3C I Analog Comparator 3 Channel B  CMP3B I Analog Comparator 3 Channel B  CMP3D I Analog Comparator 3 Channel B  CMP4A I Analog Comparator 4 Channel B  CMP4B I Analog Comparator 4 Channel B  CMP4C I Analog Comparator 4 Channel B  CMP4D I Analog Comparator 4 Channel D  CNO-CN7 I ST Input Change notification inputs  Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.	SCL	I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C.
T2CK I ST Timer2 external clock input.  U1RX	SDA	I/O	ST	Synchronous serial data input/output for I <sup>2</sup> C.
U1RX U1TX O — UART1 Receive. U1ARX I ST Alternate UART1 Receive. U1ATX O — Alternate UART1 Transmit. U1ATX O — Alternate UART1 Transmit  CMP1A I Analog Comparator 1 Channel A CMP1B I Analog Comparator 1 Channel B CMP1C I Analog Comparator 1 Channel C CMP1D I Analog Comparator 1 Channel D CMP2A I Analog Comparator 2 Channel A CMP2B I Analog Comparator 2 Channel B CMP2C I Analog Comparator 2 Channel C CMP2D I Analog Comparator 3 Channel D CMP3A I Analog Comparator 3 Channel B CMP3B I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 4 Channel B CMP4A I Analog Comparator 4 Channel B CMP4B I Analog Comparator 4 Channel B CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel D CNO-CN7 I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.	T1CK	I	ST	Timer1 external clock input.
U1TX     O     —     UART1 Transmit.       U1ATX     O     —     Alternate UART1 Receive.       CMP1A     I     Analog     Comparator 1 Channel A       CMP1B     I     Analog     Comparator 1 Channel B       CMP1C     I     Analog     Comparator 1 Channel B       CMP1D     I     Analog     Comparator 1 Channel D       CMP2A     I     Analog     Comparator 2 Channel D       CMP2B     I     Analog     Comparator 2 Channel B       CMP2C     I     Analog     Comparator 2 Channel D       CMP2D     I     Analog     Comparator 3 Channel D       CMP3A     I     Analog     Comparator 3 Channel A       CMP3B     I     Analog     Comparator 3 Channel B       CMP3C     I     Analog     Comparator 3 Channel B       CMP4B     I     Analog     Comparator 3 Channel D       CMP4A     I     Analog     Comparator 4 Channel B       CMP4C     I     Analog     Comparator 4 Channel B       CMP4D     I     Analog     Comparator 4 Channel C       CMP4D     I     Analog     Comparator 4 Channel D       CNO-CN7     I     ST     Input Change notification inputs       Can be software programmed for internal we	T2CK	1	ST	Timer2 external clock input.
U1ARX     I     ST     Alternate UART1 Receive.       CMP1A     I     Analog     Comparator 1 Channel A       CMP1B     I     Analog     Comparator 1 Channel B       CMP1C     I     Analog     Comparator 1 Channel C       CMP1D     I     Analog     Comparator 1 Channel D       CMP2A     I     Analog     Comparator 2 Channel D       CMP2B     I     Analog     Comparator 2 Channel B       CMP2C     I     Analog     Comparator 2 Channel B       CMP2D     I     Analog     Comparator 3 Channel D       CMP3A     I     Analog     Comparator 3 Channel B       CMP3B     I     Analog     Comparator 3 Channel B       CMP3C     I     Analog     Comparator 3 Channel D       CMP3D     I     Analog     Comparator 3 Channel B       CMP4A     I     Analog     Comparator 4 Channel A       CMP4B     I     Analog     Comparator 4 Channel B       CMP4C     I     Analog     Comparator 4 Channel D       CN0-CN7     I     ST     Input Change notification inputs       Can be software programmed for internal weak pull-ups on all inputs.       VDD     P     —     Positive supply for logic and I/O pins.	U1RX		ST	
U1ATX     O     —     Alternate UART1 Transmit       CMP1A     I     Analog     Comparator 1 Channel A       CMP1B     I     Analog     Comparator 1 Channel B       CMP1C     I     Analog     Comparator 1 Channel C       CMP1D     I     Analog     Comparator 1 Channel D       CMP2A     I     Analog     Comparator 2 Channel D       CMP2B     I     Analog     Comparator 2 Channel B       CMP2C     I     Analog     Comparator 2 Channel C       CMP2D     I     Analog     Comparator 2 Channel D       CMP3A     I     Analog     Comparator 3 Channel A       CMP3B     I     Analog     Comparator 3 Channel B       CMP3C     I     Analog     Comparator 3 Channel D       CMP3D     I     Analog     Comparator 3 Channel D       CMP4A     I     Analog     Comparator 4 Channel B       CMP4B     I     Analog     Comparator 4 Channel B       CMP4C     I     Analog     Comparator 4 Channel D       CN0-CN7     I     ST     Input Change notification inputs       Can be software programmed for internal weak pull-ups on all inputs.       VDD     P     —     Positive supply for logic and I/O pins.		0	_	
CMP1A CMP1B I Analog Comparator 1 Channel A CMP1C I Analog Comparator 1 Channel B CMP1D I Analog Comparator 1 Channel C CMP1D I Analog Comparator 1 Channel C CMP2A I Analog Comparator 2 Channel D CMP2B I Analog Comparator 2 Channel B CMP2C I Analog Comparator 2 Channel C CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel D CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel D CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 5 Channel C CMP4D I Analog Comparator 6 Channel C CMP4D I Analog Comparator 7 Channel C CMP4D I Analog Comparator 6 Channel C CMP4D I Analog Comparator 7 Channel C CMP4D I Analog Comparator 7 Channel C CMP4D I Analog Comparator 8 Channel C CMP4D I Analog Comparator 9 Channel D CMP4D I Analog Comparator		_	ST	
CMP1B CMP1C I Analog Comparator 1 Channel B CMP1D I Analog Comparator 1 Channel C CMP1D I Analog Comparator 1 Channel C CMP2A I Analog Comparator 2 Channel A CMP2B I Analog Comparator 2 Channel B CMP2C I Analog Comparator 2 Channel B CMP2D I Analog Comparator 2 Channel C CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel A CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel B CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.	U1ATX	0		Alternate UART1 Transmit
CMP1C CMP1D I Analog Comparator 1 Channel C CMP2A I Analog Comparator 2 Channel D CMP2B I Analog Comparator 2 Channel B CMP2C I Analog Comparator 2 Channel B CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel B CMP4A I Analog Comparator 3 Channel D CMP4A I Analog Comparator 4 Channel B CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.	_	I		
CMP1D I Analog Comparator 1 Channel D CMP2A I Analog Comparator 2 Channel A CMP2B I Analog Comparator 2 Channel B CMP2C I Analog Comparator 2 Channel B CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel A CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel D CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  VSS P — Ground reference for logic and I/O pins.		I	Analog	·
CMP2A CMP2B I Analog Comparator 2 Channel A CMP2C I Analog Comparator 2 Channel B CMP2C CMP2D I Analog Comparator 2 Channel C CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel A CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		I	_	
CMP2B CMP2C I Analog Comparator 2 Channel B CMP2D I Analog Comparator 2 Channel C CMP2D I Analog Comparator 2 Channel D CMP3A I Analog Comparator 3 Channel A CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		I	_	
CMP2C CMP2D I Analog Comparator 2 Channel C CMP3A I Analog Comparator 3 Channel D CMP3B I Analog Comparator 3 Channel B CMP3C CMP3D I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel D CN0-CN7 I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		l I	_	
CMP2D I Analog Comparator 2 Channel D CMP3A I Analog Comparator 3 Channel A CMP3B I Analog Comparator 3 Channel B CMP3C I Analog Comparator 3 Channel C CMP3D I Analog Comparator 3 Channel D CMP4A I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Ground reference for logic and I/O pins.			_	
CMP3A CMP3B I Analog Comparator 3 Channel A CMP3C I Analog Comparator 3 Channel B CMP3C CMP3D I Analog Comparator 3 Channel C CMP4A I Analog Comparator 3 Channel D CMP4A I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel D  CN0-CN7 I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		!	_	
CMP3B CMP3C I Analog Comparator 3 Channel B CMP3D I Analog Comparator 3 Channel C CMP4B I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4C I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel D CN0-CN7 I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.			_	
CMP3C CMP3D I Analog Comparator 3 Channel C CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.			_	
CMP3D CMP4A I Analog Comparator 3 Channel D CMP4B I Analog Comparator 4 Channel A CMP4C I Analog Comparator 4 Channel B CMP4D I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		l I		
CMP4B I Analog Comparator 4 Channel A CMP4B I Analog Comparator 4 Channel B CMP4C I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.			_	
CMP4B CMP4C I Analog Comparator 4 Channel B CMP4D I Analog Comparator 4 Channel C CMP4D I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		1		
CMP4D I Analog Comparator 4 Channel C CMP4D I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		'		
CMP4D I Analog Comparator 4 Channel D  CN0-CN7 I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.			_	
CN0-CN7  I ST Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.  VDD P — Positive supply for logic and I/O pins.  Vss P — Ground reference for logic and I/O pins.		i		
VDD     P     —     Positive supply for logic and I/O pins.       Vss     P     —     Ground reference for logic and I/O pins.		I	_	Input Change notification inputs
Vss P — Ground reference for logic and I/O pins.	VDD	Р	_	
	Vss		_	, .
	EXTREF	I	Analog	External reference to Comparator DAC

Legend: CMOS = CMOS compatible input or output Analog input Analog = ST Schmitt Trigger input with CMOS levels О Output = Ρ Power

Input

#### 2.4.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space may also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The MSb of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 2.4.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 15-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value will shift the operand right. A negative value will shift the operand left. A value of '0' will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and bit positions 0 to 15 for left shifts.

#### 3.0 MEMORY ORGANIZATION

**Note:** This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157).


#### 3.1 Program Address Space

The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space, as defined by Table 3-1. Note that the program space address is incremented by two between successive program words, in order to provide compatibility with data space addressing.


User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE), for all accesses other than TBLRD/TBLWT, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Read/Write instructions, bit 23 allows access to the Device ID, the User ID and the Configuration bits. Otherwise, bit 23 is always clear.

Note: The address map shown in Figure 3-1 is conceptual, and the actual memory configuration may vary across individual devices depending on available memory.

FIGURE 3-1: PROGRAM SPACE MEMORY MAP FOR dsPIC30F1010/202X







# 3.1.2 DATA ACCESS FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word program space page. This provides transparent access of stored constant data from X data space, without the need to use special instructions (i.e., TBLRDL/H, TBLWTL/H instructions).

Program space access through the data space occurs if the MSb of the data space EA is set and program space visibility is enabled, by setting the PSV bit in the Core Control register (CORCON). The functions of CORCON are discussed in **Section 2.4** "**DSP Engine**".

Data accesses to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Note that the upper half of addressable data space is always part of the X data space. Therefore, when a DSP operation uses program space mapping to access this memory region, Y data space should typically contain state (variable) data for DSP operations, whereas X data space should typically contain coefficient (constant) data.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 3-5), only the lower 16-bits of the 24-bit program word are used to contain the data. The upper 8 bits should be programmed to force an illegal instruction to maintain machine robustness. Refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for details on instruction encoding.

Note that by incrementing the PC by 2 for each program memory word, the Least Significant 15 bits of data space addresses directly map to the Least Significant 15 bits in the corresponding program space addresses. The remaining bits are provided by the Program Space Visibility Page register, PSVPAG<7:0>, as shown in Figure 3-5.

**Note:** PSV access is temporarily disabled during Table Reads/Writes.

For instructions that use PSV which are executed outside a REPEAT loop:

- The following instructions will require one instruction cycle in addition to the specified execution time:
  - MAC class of instructions with data operand prefetch
  - MOV instructions
  - MOV.D instructions
- All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.

For instructions that use PSV which are executed inside a  ${\tt REPEAT}$  loop:

- The following instances will require two instruction cycles in addition to the specified execution time of the instruction:
  - Execution in the first iteration
  - Execution in the last iteration
  - Execution prior to exiting the loop due to an interrupt
  - Execution upon re-entering the loop after an interrupt is serviced
- Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.

**TABLE 3-3: CORE REGISTER MAP** 

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
W0	0000								W0/W	/REG								0000 0000 0000 0000
W1	0002								V	/1								0000 0000 0000 0000
W2	0004								V	/2								0000 0000 0000 0000
W3	0006								V	/3								0000 0000 0000 0000
W4	0008								V	/4								0000 0000 0000 0000
W5	000A								V	/5								0000 0000 0000 0000
W6	000C		W6											0000 0000 0000 0000				
W7	000E		W7										0000 0000 0000 0000					
W8	0010								V	/8								0000 0000 0000 0000
W9	0012								V	/9								0000 0000 0000 0000
W10	0014								W	10								0000 0000 0000 0000
W11	0016								W	11								0000 0000 0000 0000
W12	0018								W	12								0000 0000 0000 0000
W13	001A								W	13								0000 0000 0000 0000
W14	001C								W	14								0000 0000 0000 0000
W15	001E		W15											0000 1000 0000 0000				
SPLIM	0020		SPLIM											0000 0000 0000 0000				
ACCAL	0022								AC	CAL								0000 0000 0000 0000
ACCAH	0024								ACC	CAH								0000 0000 0000 0000
ACCAU	0026			Sign-Ext	tension (A	CCA<39	>)						A	CCAU				0000 0000 0000 0000
ACCBL	0028								ACC	CBL								0000 0000 0000 0000
ACCBH	002A								ACC	СВН								0000 0000 0000 0000
ACCBU	002C			Sign-Ext	tension (A	CCB<39	>)						AC	CCBU				0000 0000 0000 0000
PCL	002E								P	CL								0000 0000 0000 0000
PCH	0030	_	1	_	_	_	_		_	_				PCH				0000 0000 0000 0000
TBLPAG	0032	_	1	_	_	_	_		_		-		TB	LPAG				0000 0000 0000 0000
PSVPAG	0034	_	1	_	_	_	_		_				PS	VPAG				0000 0000 0000 0000
RCOUNT	0036			-	-		-	-	RCO	UNT								uuuu uuuu uuuu uuuu
DCOUNT	0038		DCOUNT										uuuu uuuu uuuu uuuu					
DOSTARTL	003A		DOSTARTL 0									0	uuuu uuuu uuu0					
DOSTARTH	003C	_	1	_	_	_	_		_	_				DOSTAR	ГН			0000 0000 0uuu uuuu
DOENDL	003E							D	OENDL								0	uuuu uuuu uuu0
DOENDH	0040	_	_		_	_			_	_				DOENDI	Н			0000 0000 0uuu uuuu
SR	0042	OA	ОВ	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000 0000 0000 0000
CORCON	0044	_	_	_	US	EDT	DL2	DL1	DL0	SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0000 0000 0010 0000

**Legend:** u = uninitialized bit

#### 9.1 Timer Gate Operation

The 32-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal TCY to increment the respective timer when the gate input signal (T2CK pin) is asserted high. Control bit TGATE (T2CON<6>) must be set to enable this mode. When in this mode, Timer2 is the originating clock source. The TGATE setting is ignored for Timer3. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

The falling edge of the external signal terminates the count operation, but does not reset the timer. The user must reset the timer in order to start counting from zero.

#### 9.2 ADC Event Trigger

When a match occurs between the 32-bit timer (TMR3/TMR2) and the 32-bit combined period register (PR3/PR2), a special ADC trigger event signal is generated by Timer3.

#### 9.3 Timer Prescaler

The input clock (Fosc/2 or external clock) to the timer has a prescale option of 1:1, 1:8, 1:64, and 1:256 selected by control bits TCKPS<1:0> (T2CON<5:4> and T3CON<5:4>). For the 32-bit timer operation, the originating clock source is Timer2. The prescaler operation for Timer3 is not applicable in this mode. The prescaler counter is cleared when any of the following occurs:

- · a write to the TMR2/TMR3 register
- clearing either of the TON (T2CON<15> or T3CON<15>) bits to '0'
- · device Reset such as POR

However, if the timer is disabled (TON = 0), then the Timer 2 prescaler cannot be reset, since the prescaler clock is halted.

TMR2/TMR3 is not cleared when T2CON/T3CON is written.

### 9.4 Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will not operate, because the internal clocks are disabled.

#### 9.5 Timer Interrupt

The 32-bit timer module can generate an interrupt on period match, or on the falling edge of the external gate signal. When the 32-bit timer count matches the respective 32-bit period register, or the falling edge of the external "gate" signal is detected, the T3IF bit (IFS0<7>) is asserted and an interrupt will be generated if enabled. In this mode, the T3IF interrupt flag is used as the source of the interrupt. The T3IF bit must be cleared in software.

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T3IE (IECO<7>).

#### TABLE 11-1: OUTPUT COMPARE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
OC1RS	OC1RS 0180 Output Compare 1 Slave Register										0000 0000 0000 0000							
OC1R	0182 Output Compare 1 Master Register								0000 0000 0000 0000									
OC1CON	0184	_	_	OCSIDL		_	_			_	_	_	OCFLT	OCTSEL		OCM<2:0>	>	0000 0000 0000 0000
OC2RS	0186							Out	put Compa	are 2 Slav	e Register							0000 0000 0000 0000
OC2R	0188		Output Compare 2 Master Register									0000 0000 0000 0000						
OC2CON	018A	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>	>	0000 0000 0000 0000


Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

#### 12.34 APPLICATION EXAMPLES:

#### 12.34.1 STANDARD PWM MODE

In standard PWM mode, the PWM output is typically connected to a single transistor, which charges an inductor, as shown in Figure 12-22. Buck and Boost converters typically use standard PWM mode.


FIGURE 12-22: APPLICATIONS OF STANDARD PWM MODE



### 12.34.2 APPLICATION OF COMPLEMENTARY PWM MODE

Complementary mode PWM is often used in circuits that use two transistors in a bridge configuration where transformers are not used, as shown in Figure 12-23. If transformers are used, then some means must be provided to ensure that no net DC currents flow through the transformer to prevent core saturation.

FIGURE 12-23: APPLICATIONS OF COMPLEMENTARY PWM MODE



#### REGISTER 16-1: A/D CONTROL REGISTER (ADCON)

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0
ADON	_	ADSIDL	_	_	GSWTRG	_	FORM
bit 15							bit 8

	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-1	R/W-1
	EIE	ORDER	SEQSAMP		_		ADCS<2:0>	
I	oit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 ADON: A/D Operating Mode bit

1 = A/D converter module is operating

0 = A/D converter is off

bit 14 **Unimplemented:** Read as '0'

bit 13 ADSIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10 GSWTRG: Global Software Trigger bit

When this bit is set by the user, it will trigger conversions if selected by the TRGSRC<4:0> bits in the ADCPCx registers. This bit must be cleared by the user prior to initiating another global trigger (i.e.,

this bit is not auto-clearing).

bit 9 **Unimplemented:** Read as '0'

bit 8 FORM: Data Output Format bit

1 = Fractional (Dout = dddd dddd dd00 0000)

0 = Integer (Dout = 0000 00dd dddd dddd)

bit 7 **EIE:** Early Interrupt Enable bit

1 = Interrupt is generated after first conversion is completed

0 = Interrupt is generated after second conversion is completed

**Note:** This control bit can only be changed while ADC is disabled (ADON = 0).

bit 6 ORDER: Conversion Order bit

1 = Odd numbered analog input is converted first, followed by conversion of even numbered input

0 = Even numbered analog input is converted first, followed by conversion of odd numbered input

**Note:** This control bit can only be changed while ADC is disabled (ADON = 0).

bit 5 **SEQSAMP:** Sequential Sample Enable.

1 = Shared S&H is sampled at the start of the second conversion if ORDER = 0. If ORDER = 1, then the shared S&H is sampled at the start of the first conversion.

0 = Shared S&H is sampled at the same time the dedicated S&H is sampled if the shared S&H is not currently busy with an existing conversion process. If the shared S&H is busy at the time the dedicated S&H is sampled, then the shared S&H will sample at the start of the new conversion cycle

bit 4-3 **Unimplemented:** Read as '0'


#### 16.17 A/D Sample and Convert Timing

The sample and hold circuits assigned to the input pins have their own timing logic that is triggered when an external sample and convert request (from PWM or TMR) is made. The sample and hold circuits have a fixed two clock data sample period. When the sample has been acquired, then the ADC control logic is noti-

fied of a pending request, then the conversion is performed as the conversion resources become available.

The ADC module always converts pairs of analog input channels, so a typical conversion process requires 24 clock cycles.

FIGURE 16-3: DETAILED CONVERSION SEQUENCE TIMINGS, SEQSAMP = 0, NOT BUSY



#### REGISTER 17-1: COMPARATOR CONTROL REGISTERX (CMPCONX)

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
CMPON	_	CMPSIDL	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
INSEL	<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CMPON: A/D Operating Mode bit

1 = Comparator module is enabled

0 = Comparator module is disabled (reduces power consumption)

bit 14 **Unimplemented:** Read as '0'

bit 13 CMPSIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode.

0 = Continue module operation in Idle mode.

If a device has multiple comparators, any CMPSIDL bit set to '1' disables ALL comparators while in

Idle mode.

bit 12-8 Reserved: Read as '0'

bit 7-6 **INSEL<1:0>:** Input Source Select for Comparator bits

00 = Select CMPxA input pin 01 = Select CMPxB input pin 10 = Select CMPxC input pin 11 = Select CMPxD input pin

bit 5 **EXTREF:** Enable External Reference bit

1 = External source provides reference to DAC

0 = Internal reference sources provide source to DAC

bit 4 Reserved: Read as '0'

bit 3 CMPSTAT: Current State of Comparator Output Including CMPPOL Selection bit

bit 2 Reserved: Read as '0'

bit 1 CMPPOL: Comparator Output Polarity Control bit

1 = Output is inverted0 = Output is non inverted

bit 0 RANGE: Selects DAC Output Voltage Range bit

1 = High Range: Max DAC value = AVDD/2, 2.5V @ 5 volt VDD

0 = Low Range: Max DAC value = INTREF, 1.2V ±1%

TABLE 21-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		(unless oth	andard Operating Conditions: 3.3V and 5.0V ( $\pm$ 10%) nless otherwise stated) erating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Parameter No.	Typical <sup>(1)</sup>	Max	Units		С	onditions					
Operating Cur	rent (IDD) <sup>(2)</sup>										
DC20a	13	16	mA	+25°C							
DC20b	14	16	mA	+85°C	3.3V						
DC20c	14	17	mA	+125°C		EDC 2.2 MIDS DLL disabled					
DC20d	22	26	mA	+25°C		FRC 3.2 MIPS, PLL disabled					
DC20e	22	26	mA	+85°C	5V						
DC20f	22	27	mA	+125°C	1						
DC22a	19	22	mA	+25°C							
DC22b	19	23	mA	+85°C	3.3V						
DC22c	19	23	mA	+125°C		FDC 4.0 MIDS DLL disabled					
DC22d	30	36	mA	+25°C		FRC, 4.9 MIPS, PLL disabled					
DC22e	30	37	mA	+85°C	5V						
DC22f	31	37	mA	+125°C							
DC23a	27	33	mA	+25°C							
DC23b	28	33	mA	+85°C	3.3V						
DC23c	28	34	mA	+125°C		FDC 7.2 MIDS DLI dischlad					
DC23d	44	53	mA	+25°C		FRC, 7.3 MIPS, PLL disabled					
DC23e	45	53	mA	+85°C	5V						
DC23f	45	54	mA	+125°C							
DC24a	66	79	mA	+25°C							
DC24b	67	80	mA	+85°C	3.3V						
DC24c	68	81	mA	+125°C		FRC 13 MIPS, PLL enabled					
DC24d	108	129	mA	+25°C		- FRC 13 MIFS, FLL enabled					
DC24e	109	130	mA	+85°C	5V						
DC24f	110	131	mA	+125°C							
DC26a	98	118	mA	+25°C	3.3V						
DC26b	99	118	mA	+85°C	3.3 V						
DC26d	159	191	mA	+25°C		FRC 20 MIPS, PLL enabled					
DC26e	160	192	mA	+85°C	5V						
DC26f	161	193	mA	+125°C							
DC27d	222	267	mA	+25°C	5V	FRC, 30 MIPS, PLL enabled					
DC27e	223	267	mA	+85°C	3 v	1 NO, 50 WIII O, I LL CHADIEU					

- **Note 1:** Data in "Typical" column is at 5V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:
    - All I/O pins are configured as Outputs and pulled to Vss.
    - MCLR = VDD, WDT and FSCM are disabled.
    - CPU, SRAM, Program Memory and Data Memory are operational.
    - No peripheral modules are operating.

TABLE 21-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.3V and 5.0V ( $\pm 10\%$ ) (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended									
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions								
Power-Down Current (IPD)												
DC60a	1.2	2.4	mA	+25°C								
DC60b	1.2	2.4	mA	+85°C	3.3V							
DC60c	1.3	2.6	mA	+125°C		Base Power-Down Current <sup>(2)</sup>						
DC60e	2.1	4.2	mA	+25°C		Base Fower-Down Current						
DC60f	2.1	4.2	mA	+85°C	5V							
DC60g	2.3	4.6	mA	+125°C								
DC61a	15	30	μΑ	+25°C								
DC61b	14	30	μΑ	+85°C	3.3V							
DC61c	14	30	μΑ	+125°C		Watchdog Timer Current: ∆lwpt <sup>(3)</sup>						
DC61e	30	60	μΑ	+25°C		watchady filler current. Always						
DC61f	29	60	μΑ	+85°C	5V							
DC61g	30	60	μА	+125°C								

**Note 1:** Data in the Typical column is at 5V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**<sup>2:</sup>** Base IPD is measured with all peripherals and clocks shutdown. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

<sup>3:</sup> The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

FIGURE 21-10: POWER SUPPLY PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 21-11: POWER SUPPLY PWM MODULE TIMING CHARACTERISTICS




TABLE 21-26: POWER SUPPLY PWM MODULE TIMING REQUIREMENTS

AC CHA	RACTERIS	TICS	Standard Operating Conditions: 3.3V and 5.0V ( $\pm$ 10%) (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Min	Typ <sup>(2)</sup>	Max	Units	Conditions				
MP10	TFPWM	PWM Output Fall Time	_	10	25	ns	VDD = 5V			
MP11	TRPWM	PWM Output Rise Time	_	10	25	ns	VDD = 5V			
MP12	TFPWM	PWM Output Fall Time	_	TBD	TBD	ns	VDD = 3.3V			
MP13	TRPWM	PWM Output Rise Time	_	TBD	TBD	ns	VDD = 3.3V			
MP20	TFD	Fault Input ↓ to PWM	_		TBD	ns	VDD = 3.3V			
IVIFZU		I/O Change			25	ns	VDD = 5V			
MP30		Minimum Pulse Width	_		TBD	ns	VDD = 3.3V			
IVII 30					50	ns	VDD = 5V			

**Legend:** TBD = To Be Determined

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 5V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




FIGURE 21-14: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 21-29: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CH	ARACTERIS	STICS	Standard Operating Conditions: 3.3V and 5.0V ( $\pm 10\%$ ) (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions			
SP70	TscL	SCKx Input Low Time	30	_	_	ns				
SP71	TscH	SCKx Input High Time	30	_	_	ns				
SP72	TscF	SCKx Input Fall Time <sup>(3)</sup>	_	10	25	ns				
SP73	TscR	SCKx Input Rise Time <sup>(3)</sup>	_	10	25	ns				
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	_	_	_	ns	See Parameter D032			
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	_	_	_	ns	See Parameter D031			
SP35	TscH2doV TscL2doV	SDOx Data Output Valid after SCKx Edge	_	1	30	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	-	_	ns				
SP50	TssL2scH, TssL2scL	SSx↓ to SCKx↑ or SCKx Input	120		_	ns				
SP51	TssH2doZ	SSx <sup>↑</sup> to SDOx Output High-Impedance <sup>(3)</sup>	10	_	50	ns				
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns				

Note 1: These parameters are characterized but not tested in manufacturing.


- 2: Data in "Typ" column is at 5V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: Assumes 50 pF load on all SPIx pins.

TABLE 21-33: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V ( $\pm$ 10%) (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
AD24	EOFF	Offset Error	_	±0.75	<±2.0	LSb	VINL = AVSS = VSS = 0V, AVDD = VDD = 5V		
AD24A	EOFF	Offset Error	_	±0.75	<±2.0	LSb	VINL = AVSS = VSS = 0V, AVDD = VDD = 3.3V		
AD25	_	Monotonicity <sup>(2)</sup>	_	_	_	_	Guaranteed		
Dynamic Performance									
AD30	THD	Total Harmonic Distortion	-77	-73	-68	dB			
AD31	SINAD	Signal to Noise and Distortion		58	I	dB			
AD32	SFDR	Spurious Free Dynamic Range	_	-73		dB			
AD33	FNYQ	Input Signal Bandwidth	_	_	0.5	MHz			
AD34	ENOB	Effective Number of Bits	_	9.4		bits			

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

FIGURE 21-20: A/D CONVERSION TIMING PER INPUT



<sup>2:</sup> The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.


**NOTES:** 

#### 22.0 PACKAGE MARKING INFORMATION

28-Lead QFN-S



28-Lead PDIP (Skinny DIP)



28-Lead SOIC



44-Lead TQFP




44-Lead QFN



Example



Example



Example



Example



Example



Legend: XX...X Customer-specific information

Year code (last digit of calendar year)

YY Year code (last 2 digits of calendar year)

WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn)

\* This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Registers		S	
ADCON	171	Sales and Support	283
ADCPC0	175	Serial Peripheral Interface (SPI)	
ADCPC1	177	Simple Capture Event Mode	
ADCPC2	179	Capture Buffer Operation	Q
ADPCFG	174	Capture Prescaler	
ADSTAT	173		
ALTDTRx	115	Hall Sensor Mode	
CMPCONx		Input Capture in CPU Idle Mode	
CMPDACx		Timer2 and Timer3 Selection Mode	
DTRx		Simple OC/PWM Mode Timing Requirements	252
		Simple Output Compare Match Mode	102
FCLCONx		Simple PWM Mode	102
FOSC	_	Period	103
FOSCSEL		Software Stack Pointer, Frame Pointer	20
IEC1	-	CALL Stack Frame	
IEC2	62	Special Event Compare Register (SEVTCMP)	
IFS1	57	SPI	
IFS2	58	Master, Frame Master Connection	1.45
IFSO	55		
INTCON1	52	Master/Slave Connection	
INTCON2		Slave, Frame Master Connection	
INTTREG		Slave, Frame Slave Connection	148
		SPI Mode	
IOCONx	-	SPI1 Register Map	152
IPC0		SPI Module	
IPC1		Timing Characteristics	
IPC10	73	Master Mode (CKE = 0)	254
IPC2	65	Master Mode (CKE = 1)	
IPC3	66	Slave Mode (CKE = 1)	
IPC4	67	,	250, 257
IPC5	68	Timing Requirements	0.5
IPC6		Master Mode (CKE = 0)	254
IPC7		Master Mode (CKE = 1)	
IPC8		Slave Mode (CKE = 0)	
IPC9		Slave Mode (CKE = 1)	
		SPI1 Register Map	152
LEBCONx		STATUS Register	20
LFSR	_	Symbols used in Opcode Descriptions	220
MDC		System Integration	
OSCCON	199	System Integration Register Map (dsPIC30F202X)	
OSCTUN	201	Cyclom mogration register map (act 10001 2027)	= 1
OSCTUN2	202	T	
PHASEx	114	Temperature and Voltage Specifications	
PTCON	110	AC	240
PTPER	111	Timer1 Module	
PWMCONx			_
SEVTCMP		16-bit Asynchronous Counter Mode	
		16-bit Synchronous Counter Mode	87
SPIxCON1 (SPIx Control 1)		16-bit Timer Mode	87
SPIxCON2 (SPIx Control 2)		Gate Operation	88
SPIxSTAT (SPIx Status and Control)		Interrupt	88
TRGCONx	115	Operation During Sleep Mode	
TRIGx	119	Prescaler	
U1MODE	164	Timer1 Register Map	
U1STA	166	Timer2 and Timer3 Selection Mode	
Reset			
Reset Sequence	•	Timer2/3 Module	
Reset Sources		16-bit Timer Mode	
Reset Timing Characteristics		32-bit Synchronous Counter Mode	
9		32-bit Timer Mode	9′
Reset Timing Requirements	247	ADC Event Trigger	
Resets		Gate Operation	94
POR		Interrupt	
POR with Long Crystal Start-up Time		Operation During Sleep Mode	
POR, Operating without FSCM and PWRT	212	Timer Prescaler	
RTSP Operation		Timer2/3 Register Map	
•		rinoiz/o register map	90