

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


•XFI


Becano	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	12KB (4K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f2020-20e-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**





# 2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16x16-bit working registers (W0 through W15), 2x40-bit accumulators (ACCA and ACCB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT), and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte (LSB) of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes (MSBs) can be manipulated through byte wide data memory space accesses.

#### 2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC<sup>®</sup> DSC devices contain a software stack. W15 is the dedicated software Stack Pointer (SP), and will be automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

Note:	In order to protect against misaligi	ned
	stack accesses, W15<0> is always cle	ar.

W15 is initialized to 0x0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a Stack Frame Pointer as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

### 2.2.2 STATUS REGISTER

The dsPIC DSC core has a 16-bit STATUS Register (SR), the LSB of which is referred to as the SR Low Byte (SRL) and the MSB as the SR High Byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags (including the Z bit), as well as the CPU Interrupt Priority Level Status bits, IPL<2:0>, and the REPEAT active Status bit, RA. During exception processing, SRL is concatenated with the MSB of the PC to form a complete word value, which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtracter status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) Status bit.

### 2.2.3 PROGRAM COUNTER

The Program Counter is 23 bits wide. Bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.

#### 2.4.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space may also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The MSb of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 2.4.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 15-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value will shift the operand right. A negative value will shift the operand left. A value of '0' will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and bit positions 0 to 15 for left shifts.

# 3.0 MEMORY ORGANIZATION

**Note:** This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

# 3.1 Program Address Space


The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space, as defined by Table 3-1. Note that the program space address is incremented by two between successive program words, in order to provide compatibility with data space addressing.


User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE), for all accesses other than  ${\tt TBLRD/TBLWT}$ , which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Read/Write instructions, bit 23 allows access to the Device ID, the User ID and the Configuration bits. Otherwise, bit 23 is always clear.

Note:	The address map shown in Figure 3-1 is
	conceptual, and the actual memory con-
	figuration may vary across individual
	devices depending on available memory.

#### FIGURE 3-1:

#### PROGRAM SPACE MEMORY MAP FOR dsPIC30F1010/202X





(i.e., it defines the page in program space to which the upper half of data space is being mapped).

# 3.2 Data Address Space

The core has two data spaces. The data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths.

# 3.2.1 DATA SPACE MEMORY MAP

The data space memory is split into two blocks, X and Y data space. A key element of this architecture is that Y space is a subset of X space, and is fully contained within X space. In order to provide an apparent linear addressing space, X and Y spaces have contiguous addresses.

When executing any instruction other than one of the MAC class of instructions, the X block consists of the 256 byte data address space (including all Y addresses). When executing one of the MAC class of instructions, the X block consists of the 256 bytes data address space excluding the Y address block (for data reads only). In other words, all other instructions regard the entire data memory as one composite address space. The MAC class instructions extract the Y address space from data space and address it using EAs sourced from W10 and W11. The remaining X data space is addressed using W8 and W9. Both address spaces are concurrently accessed only with the MAC class instructions.

A data space memory map is shown in Figure 3-6.

#### REGISTER 5-6: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER		INTERRUPT										
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	MI2CIE	SI2CIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
T3IE	T2IE	OC2IE	—	T1IE	OC1IE	IC1IE	<b>INTOIE</b>					
bit 7					•		bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle		x = Bit is unkr	iown					
bit 15	Unimplemen	nted: Read as '	0'									
bit 14	MI2CIE: I <sup>2</sup> C I	Master Events	Interrupt Enal	ole bit								
		request enable request not en										
bit 13		Slave Events Ir		e bit								
		request enable										
	0 = Interrupt	request not en	abled									
bit 12		volatile Memor	•	able bit								
		request enable request not er										
bit 11	ADIE: ADC C	Conversion Cor	nplete Interru	ot Enable bit								
		request enable request not en										
bit 10	-	U1TXIE: UART1 Transmitter Interrupt Enable bit										
		request enable request not en										
bit 9	-	RT1 Receiver I		le bit								
		request enable request not en										
bit 8	•	Event Interrup										
	1 = Interrupt request enabled											
	0 = Interrupt	request not en	abled									
bit 7		T3IE: Timer3 Interrupt Enable bit										
		request enable request not en										
bit 6	T2IE: Timer2	Interrupt Enab	le bit									
		request enable										
	-	request not en										
bit 5	•	ut Compare Ch		upt Enable bit								
		request enable request not en										
bit 4		ited: Read as '										
bit 3	-	Interrupt Enab										
	1 = Interrupt	request enable request not en	ed									
	1	•										

# REGISTER 5-6: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	<b>OC1IE:</b> Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	<ul> <li>INTOIE: External Interrupt 0 Enable bit</li> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>

# dsPIC30F1010/202X

<b>REGISTER 5</b>	5-7: IEC1:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 1							
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0					
AC3IE	AC2IE	AC1IE		CNIE		—						
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	PWM4IE	PWM3IE	PWM2IE	PWM1IE	PSEMIE	INT2IE	INT1IE					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	hit	II – I Inimplei	mented bit, read	d as '0'						
-n = Value at		'1' = Bit is set		$0^{\circ} = 0^{\circ}$		x = Bit is unkr	own					
bit 15	AC3IE: Anal	og Comparator	#3 Interrupt E	nable bit								
		t request enable	-									
	•	t request not en										
bit 14		og Comparator	-	nable bit								
		t request enable t request not en										
bit 13	•	og Comparator		nahle hit								
bit fo		t request enable	-									
	•	t request not en										
bit 12	Unimplemer	nted: Read as '	0'									
bit 11	CNIE: Input	Change Notifica	ation Interrupt	Enable bit								
	•	t request enable										
bit 10-7	-	t request not en n <b>ted:</b> Read as '										
bit 6	-	Ilse Width Modu		ator #4 Interrun	ot Enable bit							
Sit o		t request enable										
	•	t request not en										
bit 5	PWM3IE: Pulse Width Modulation Generator #3 Interrupt Enable bit											
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>											
bit 1		•		tor #2 Interrup	t Enchla hit							
bit 4	<b>PWM2IE:</b> Pulse Width Modulation Generator #2 Interrupt Enable bit 1 = Interrupt request enabled											
		t request not en										
bit 3	PWM1IE: Pu	Ise Width Modu	lation Genera	ator #1 Interrup	ot Enable bit							
		t request enable										
	-	t request not en										
bit 2		VM Special Eve		rupt Enable bi	t							
		t request enable t request not en										
bit 1		ernal Interrupt 2										
		t request enable										
	-	t request not en										
bit 0		ernal Interrupt 1										
		t request enable t request not en										
		request not en										

# 6.0 I/O PORTS

**Note:** This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 6.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.


All port pins have three registers directly associated with the operation of the port pin. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin

is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins, and writes to the port pins, write the latch (LATx).

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

A Parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 6-1 shows how ports are shared with other peripherals, and the associated I/O cell (pad) to which they are connected. Table 6-1 and Table 6-2 show the register formats for the shared ports, PORTA through PORTF, for the dsPIC30F1010/2020 and PORTA through PORTG for the dsPIC30F2023 device, respectively.



#### FIGURE 6-1: BLOCK DIAGRAM OF A SHARED PORT STRUCTURE

# REGISTER 12-12: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 6-3	FLTSRC<3:0>: Fault Control Signal Source Select for PWM Generator #X bits 0000 = Analog Comparator #1 0001 = Analog Comparator #2 0010 = Analog Comparator #3 0011 = Analog Comparator #4
	0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Reserved
	1000 =         Shared Fault #1 (SFLT1)           1001 =         Shared Fault #2 (SFLT2)           1020 =         Shared Fault #3 (SFLT3)           1011 =         Shared Fault #4 (SFLT4)
	<ul> <li>1100 = Reserved</li> <li>1101 = Independent Fault #2 (IFLT2)</li> <li>1110 = Reserved</li> <li>1111 = Independent Fault #4 (IFLT4)</li> </ul>
bit 2	<b>FLTPOL:</b> Fault Polarity for PWM Generator #X bit 1 = The selected Fault source is low active 0 = The selected Fault source is high active
bit 1-0	<b>FLTMOD&lt;1:0&gt;:</b> Fault Mode for PWM Generator #x bits 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition) 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 10 = Reserved

11 = Fault input is disabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB<	:9:8>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		LEB<7:3>				—	_	
bit 7							bit	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 14 bit 13 bit 12	1 = Falling ec 0 = LEB ignor <b>PLR:</b> PWML 1 = Rising ed 0 = LEB ignor <b>PLF:</b> PWML	Falling Edge T lge of PWMH v res falling edge Rising Edge Tr ge of PWML w res rising edge Falling Edge Tr	vill trigger LEI e of PWMH igger Enable ill trigger LEE of PWML igger Enable	B counter bit 3 counter bit				
bit 11	0 = LEB igno	lge of PWML w res falling edge	of PWML	3 counter anking Enable b				
bit II	1 = Leading E	Edge Blanking i	s applied to s	selected Fault Ir	nput			
bit 10	1 = Leading E	Edge Blanking i	s applied to s	Blanking Enable selected Current to selected Curr	t-Limit Input			
bit 9-3	<b>LEB:</b> Leading Value is 8 nse		g for Current-	Limit and Fault	Inputs bits			
		ec increments						

#### REGISTER 12-14: LEBCONX: LEADING EDGE BLANKING CONTROL REGISTER

# dsPIC30F1010/202X

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	—	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
_	_		—		—	FRMDLY	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15 bit 14 bit 13	1 = Framed S 0 = Framed S <b>SPIFSD</b> : Frar 1 = Frame sy 0 = Frame sy	med SPIx Supp SPIx support en SPIx support dis me Sync Pulse inc pulse input ( inc pulse output ame Sync Pulse	abled ( <del>SSx</del> p sabled Direction Cor (slave) t (master)		ie sync pulse i	nput/output)		
	1 = Frame sy	nc pulse is acti nc pulse is acti	ve-high					
bit 12-2	Unimplemen	ted: Read as '	כ'					
bit 1	1 = Frame sy	ame Sync Pulse nc pulse coinci nc pulse prece	des with first	bit clock				
bit 0	Unimplemen	ited: This bit m	ust not be set	t to '1' by the us	ser application			

#### REGISTER 13-3: SPIxCON2: SPIx CONTROL REGISTER 2

### TABLE 15-1: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	—	ALTIO	_	_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_		_						UART	Fransmit Re	gister				xxxx
U1RXREG	0226	_	_	—	_	_	_	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# REGISTER 16-6: A/D CONVERT PAIR CONTROL REGISTER 1 (ADCPC1)

IRQEN3         PEND3         SWTRG3         TRGSRC3<4:0>           bit 15	bit a R/W-0										
R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         IRQEN2         PEND2         SWTRG2         TRGSRC2<4:0>         TRGSRC2<4:0>         IRDE         IRDE											
IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0> bit 7	R/W-0										
IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0> bit 7	K/VV-U										
bit 7											
	bit										
Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	IOWN										
hit 15 IDOEN2: Interrupt Degradet Enchle 2 hit											
bit 15 <b>IRQEN3:</b> Interrupt Request Enable 3 bit 1 = Enable IRQ generation when requested conversion of channels AN7 and AN6 is ca	ompleted										
0 = IRQ is not generated	mpieteu.										
bit 14 PEND3: Pending Conversion Status 3 bit											
1 = Conversion of channels AN7 and AN6 is pending. Set when selected trigger is ass	erted.										
0 = Conversion is complete bit 13 SWTRG3: Software Trigger 3 bit											
1 = Start conversion of AN7 and AN6 (if selected by TRGSRC bits). If other conversion	is are in										
progress, then conversion will be performed when the conversion resources are availab											
be reset when the PEND bit is set.											
bit 12-8 <b>TRGSRC3&lt;4:0&gt;:</b> Trigger 3 Source Selection bits Selects trigger source for conversion of analog channels A7 and A6.											
	00000 = No conversion enabled										
00001 = Individual software trigger selected											
00010 = Global software trigger selected											
00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected											
00101 = PWM generator #2 trigger selected											
00110 = PWM generator #3 trigger selected											
00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match											
01101 = Timer #2 period match											
01110 = PWM GEN #1 current-limit ADC trigger											
01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger											
10001 = FWW GEN #4 current-innit ADC trigger											
10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger											
10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger											
10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger											
10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger											
10110 = PWM GEN #1 fault ADC trigger         10111 = PWM GEN #2 fault ADC trigger         11000 = PWM GEN #3 fault ADC trigger         11001 = PWM GEN #4 fault ADC trigger         bit 7       IRQEN2: Interrupt Request Enable 2 bit         1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is conversion of channels AN5 and AN4 is conversion.	ompleted										
10110 = PWM GEN #1 fault ADC trigger         10111 = PWM GEN #2 fault ADC trigger         11000 = PWM GEN #3 fault ADC trigger         11001 = PWM GEN #4 fault ADC trigger         bit 7       IRQEN2: Interrupt Request Enable 2 bit         1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is conversion of channels and	ompleted										
10110 = PWM GEN #1 fault ADC trigger         10111 = PWM GEN #2 fault ADC trigger         11000 = PWM GEN #3 fault ADC trigger         11001 = PWM GEN #4 fault ADC trigger         bit 7       IRQEN2: Interrupt Request Enable 2 bit         1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is conversion of channels AN5 and AN4 is conversion         bit 6       PEND2: Pending Conversion Status 2 bit											
10110 = PWM GEN #1 fault ADC trigger         10111 = PWM GEN #2 fault ADC trigger         11000 = PWM GEN #3 fault ADC trigger         11001 = PWM GEN #4 fault ADC trigger         bit 7       IRQEN2: Interrupt Request Enable 2 bit         1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is conversion of channels and											
10110 = PWM GEN #1 fault ADC trigger         10111 = PWM GEN #2 fault ADC trigger         11000 = PWM GEN #3 fault ADC trigger         11001 = PWM GEN #4 fault ADC trigger         bit 7       IRQEN2: Interrupt Request Enable 2 bit         1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is conversion of enable and generated         bit 6       PEND2: Pending Conversion Status 2 bit         1 = Conversion of channels AN5 and AN4 is pending. Set when selected trigger is ass											
<ul> <li>10110 = PWM GEN #1 fault ADC trigger</li> <li>10111 = PWM GEN #2 fault ADC trigger</li> <li>11000 = PWM GEN #3 fault ADC trigger</li> <li>11001 = PWM GEN #4 fault ADC trigger</li> <li>bit 7</li> <li>IRQEN2: Interrupt Request Enable 2 bit</li> <li>1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is pending. Set when selected trigger is ass 0 = Conversion is complete</li> </ul>	erted is are in										

© 2006-2014 Microchip Technology Inc.

#### EXAMPLE 16-1: ADC BASE REGISTER CODE (CONTINUED)

; The actual pair conversion interrupt handler ; Don't forget to pop the stack when done and return from interrupt ADC\_PAIR0\_PROC: ; The ADC pair 0 conversion complete handler . . . POP.S ; Restore W0-W3 and SR registers RETFIE ; Return from Interrupt ADC\_PAIR1\_PROC: ; The ADC pair 1 conversion complete handler . . . POP.S ; Restore W0-W3 and SR registers RETELE ; Return from Interrupt ADC\_PAIR2\_PROC: ; The ADC pair 2 conversion complete handler . . . POP.S ; Restore W0-W3 and SR registers RETFIE ; Return from Interrupt ADC\_PAIR3\_PROC: ; The ADC pair 3 conversion complete handler . . . POP.S ; Restore W0-W3 and SR registers RETEIE ; Return from Interrupt ADC\_PAIR4\_PROC: ; The ADC pair 4 conversion complete handler . . . ; Restore W0-W3 and SR registers POP.S RETEIE ; Return from Interrupt ADC\_PAIR5\_PROC: ; The ADC pair 5 conversion complete handler . . . ; Restore W0-W3 and SR registers POP.S RETFIE ; Return from Interrupt

### 16.15 Changing A/D Clock

In general, the ADC cannot accept changes to the ADC clock divisor while ADON = 1. If the user makes A/D clock changes while ADON = 1, the results will be indeterminate.

#### 16.16 Sample and Conversion

The ADC module always assigns two ADC clock periods for the sampling process. When operating at the maximum conversion rate of 2 Msps per channel, the sampling period is:


2 x 41.6 nsec = 83.3 nsec.

Each ADC pair specified in the ADCPCx registers initiates a sample operation when the selected trigger event occurs. The conversion of the sampled analog data occurs as resources become available.

If a new trigger event occurs for a specific channel before a previous sample and convert request for that channel has been processed, the newer request is ignored. It is the user's responsibility not to exceed the conversion rate capability for the module.

The actual conversion process requires 10 additional ADC clocks. The conversion is processed serially, bit 9 first, then bit 8, down to bit 0. The result is stored when the conversion is completed.

# dsPIC30F1010/202X



#### **FIGURE 18-1: OSCILLATOR SYSTEM BLOCK DIAGRAM**

#### 20.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


# 20.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



# dsPIC30F1010/202X

NOTES:

# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 **China - Shanghai** Tel: 86-21-5407-5533

Fax: 86-21-5407-5066 China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/13/14