

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 30 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 12KB (4K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-VQFN Exposed Pad |
| Supplier Device Package | 28-QFN-S (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f2020t-30i-mm |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams





2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16x16-bit working registers (W0 through W15), 2x40-bit accumulators (ACCA and ACCB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT), and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte (LSB) of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes (MSBs) can be manipulated through byte wide data memory space accesses.

2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC[®] DSC devices contain a software stack. W15 is the dedicated software Stack Pointer (SP), and will be automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

| Note: | In order | to | protect | against | misaligned |
|-------|----------|------|---------|------------|-------------|
| | stack ac | cess | es, W15 | <0> is alv | ways clear. |

W15 is initialized to 0x0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a Stack Frame Pointer as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

2.2.2 STATUS REGISTER

The dsPIC DSC core has a 16-bit STATUS Register (SR), the LSB of which is referred to as the SR Low Byte (SRL) and the MSB as the SR High Byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags (including the Z bit), as well as the CPU Interrupt Priority Level Status bits, IPL<2:0>, and the REPEAT active Status bit, RA. During exception processing, SRL is concatenated with the MSB of the PC to form a complete word value, which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtracter status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) Status bit.

2.2.3 PROGRAM COUNTER

The Program Counter is 23 bits wide. Bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.



(i.e., it defines the page in program space to which the upper half of data space is being mapped).

3.2 Data Address Space

The core has two data spaces. The data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths.

3.2.1 DATA SPACE MEMORY MAP

The data space memory is split into two blocks, X and Y data space. A key element of this architecture is that Y space is a subset of X space, and is fully contained within X space. In order to provide an apparent linear addressing space, X and Y spaces have contiguous addresses.

When executing any instruction other than one of the MAC class of instructions, the X block consists of the 256 byte data address space (including all Y addresses). When executing one of the MAC class of instructions, the X block consists of the 256 bytes data address space excluding the Y address block (for data reads only). In other words, all other instructions regard the entire data memory as one composite address space. The MAC class instructions extract the Y address space from data space and address it using EAs sourced from W10 and W11. The remaining X data space is addressed using W8 and W9. Both address spaces are concurrently accessed only with the MAC class instructions.

A data space memory map is shown in Figure 3-6.



REGISTER 5-3: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

| bit 2 | OC1IF: Output Compare Channel 1 Interrupt Flag Status bit |
|-------|---|
| | 1 = Interrupt request has occurred0 = Interrupt request has not occurred |
| bit 1 | IC1IF: Input Capture Channel 1 Interrupt Flag Status bit |
| | Interrupt request has occurred |
| | 0 = Interrupt request has not occurred |
| bit 0 | INTOIF: External Interrupt 0 Flag Status bit |
| | 1 = Interrupt request has occurred |
| | 0 = Interrupt request has not occurred |

| REGISTER | 5-14: IPC5: | INTERRUPT | PRIORITY | CONTROL RE | EGISTER 5 | | |
|--------------|---------------|---------------------|---------------------|--------------------|------------------|-----------------|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| _ | _ | _ | | — | | PWM4IP<2:0> | |
| bit 15 | | • | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| | | PWM3IP<2:0> | | _ | | PWM2IP<2:0> | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-11 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 10-8 | PWM4IP<2:0 | >: PWM Gener | rator #4 Inter | rupt Priority bits | i | | |
| | 111 = Interru | pt is priority 7 (I | highest prior | ity interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interru | pt is priority 1 | abled | | | | |
| bit 7 | Unimplemen | ted: Read as ' | n' | | | | |
| bit 6-4 | PWM3IP<2:0 | >: PWM Gener | ° rator #3 Inter | rupt Priority bits | | | |
| | 111 = Interru | pt is priority 7 (| highest prior | itv interrupt) | | | |
| | • | | 5 | y | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interru | pt is priority 1 | | | | | |
| | 000 = Interru | pt source is dis | abled | | | | |
| bit 3 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 2-0 | PWM2IP<2:0 | >: PWM Gener | rator #2 Inter | rupt Priority bits | | | |
| | 111 = Interru | pt is priority 7 (| highest prior | ity interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interru | pt is priority 1 | ablad | | | | |
| | 000 = menu | pr source is dis | anieu | | | | |

12.34.3 APPLICATION OF PUSH-PULL PWM MODE

Push-Pull PWM mode is typically used in transformer coupled circuits to ensure that no net DC currents flow through the transformer. Push-Pull mode ensures that the same duty cycle PWM pulse is applied to the transformer windings in alternate directions, as shown in Figure 12-24.

FIGURE 12-24: APPLICATIONS OF PUSH-PULL PWM MODE



12.34.4 APPLICATION OF MULTI-PHASE PWM MODE

Multi-Phase PWM mode is often used in DC/DC converters that must handle very fast load current transients and fit into tight spaces. A multi-phase converter is essentially a parallel array of buck converters that are operated slightly out of phase of each other, as shown in Figure 12-25. The multiple phases create an effective switching speed equal to the sum of the individual converters. If a single phase is operating with a 333 KHz PWM frequency, then the effective switching frequency for the circuit is 1 MHz. This high switching frequency greatly reduces output capacitor size requirements and improves load transient response.





| File Name | ADR | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|---------|------------|---------|--|----------|---------|------------|-------------|--------|-------|--------|--------|-------|-----------|-------|--------|---------------|
| PTCON | 0400 | PTEN | _ | PTSIDL | PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN SYNCEN SYNCSRC<2:0> SEVTPS<3:0> | | | | | | | | 0000 | | | | | |
| PTPER | 0402 | | | | | | PTPER | <15:3> | | | | | | | _ | _ | _ | FFF0 |
| MDC | 0404 | | | | | | | М | DC<15:0> | | | | | | | | | 0000 |
| SEVTCMP | 0406 | | | | | | SEVTCM | 1P<15:3> | | | | | | | — | — | _ | 0000 |
| PWMCON1 | 0408 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC< | 1:0> | _ | — | | _ | XPRES | IUE | 0000 |
| IOCON1 | 040A | PENH | PENL | POLH | POLL | PMOD | <1:0> | OVRENH | OVRENL | OVRDAT | <1:0> | FLTDA | Γ<1:0> | CLD | AT<1:0> | — | OSYNC | 0000 |
| FCLCON1 | 040C | _ | _ | _ | | CLSR | C<3:0> | | CLPOL | CLMOD | | FLTSR | C<3:0> | | FLTPOL | FLTMO | D<1:0> | 0000 |
| PDC1 | 040E | | | | | | | PD | DC1<15:0> | | | | | | | | | 0000 |
| PHASE1 | 0410 | | | | | | Р | HASE1<15:2 | > | | | | | | | — | — | 0000 |
| DTR1 | 0412 | _ | _ | | | | | C |)TR1<13:2> | | | | | | | _ | _ | 0000 |
| ALTDTR1 | 0414 | _ | _ | | | | | AL | TDTR1<13:2> | | | | | | | _ | _ | 0000 |
| TRIG1 | 0416 | | | | | | TRIG | <15:3> | | | | | | | _ | _ | _ | 0000 |
| TRGCON1 | 0418 | - | TRGDIV<2:0 |)> | | | | | | | | | | TRO | STRT<5:0> | | | 0000 |
| LEBCON1 | 041A | PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | | | LEB<9 | :3> | | | | — | — | — | 0000 |
| PWMCON2 | 041C | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC< | 1:0> | _ | — | | _ | XPRES | IUE | 0000 |
| IOCON2 | 041E | PENH | PENL | POLH | POLL | PMOD | <1:0> | OVRENH | OVRENL | OVRDAT | <1:0> | FLTDA | Г<1:0> | CLD | AT<1:0> | _ | OSYNC | 0000 |
| FCLCON2 | 0420 | _ | _ | _ | CLSRC<3:0> CLPOL CLMOD FLTSRC<3:0> FLTPOL | | | | | | FLTMO | D<1:0> | 0000 | | | | | |
| PDC2 | 0422 | | | | | | | PD |)C2<15:0> | | | | | | | | | 0000 |
| PHASE2 | 0424 | | | | | | Р | HASE2<15:2 | > | | | | | | | — | — | 0000 |
| DTR2 | 0426 | — | — | | | | | D |)TR2<13:2> | | | | | | | — | — | 0000 |
| ALTDTR2 | 0428 | _ | _ | | | | | AL | TDTR2<13:2> | | | | | | | — | _ | 0000 |
| TRIG2 | 042A | | | | | | TRIG | <15:3> | _ | | | | | | — | — | — | 0000 |
| TRGCON2 | 042C | - | TRGDIV<2:0 |)> | | | | | | | | | | TRO | STRT<5:0> | | | 0000 |
| LEBCON2 | 042E | PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | | | LEB<9 | :3> | - | _ | _ | — | — | — | 0000 |
| PWMCON3 | 0430 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC< | 1:0> | — | — | | — | XPRES | IUE | 0000 |
| IOCON3 | 0432 | PENH | PENL | POLH | POLL | PMOD | <1:0> | OVRENH | OVRENL | OVRDAT | <1:0> | FLTDA | Г<1:0> | CLD | AT<1:0> | — | OSYNC | 0000 |
| FCLCON3 | 0434 | — | — | — | | CLSR | C<3:0> | | CLPOL | CLMOD | | FLTSR | C<3:0> | | FLTPOL | FLTMO | D<1:0> | 0000 |
| PDC3 | 0436 | | | | | | | PD | DC3<15:0> | | | | | | | | - | 0000 |
| PHASE3 | 0438 | | | | | | Р | HASE3<15:2 | > | | | | | | | — | — | 0000 |
| DTR3 | 043A | — | — | | | | | D |)TR3<13:2> | | | | | | | — | — | 0000 |
| ALTDTR3 | 043C | — | — | | | | | AL | TDTR3<13:2> | | | | | | | — | — | 0000 |
| TRIG3 | 043E | | | | - | | TRIG | <15:3> | | | _ | | | | — | — | — | 0000 |
| TRGCON3 | 0440 | - | TRGDIV<2:0 |)> | | | | | | | | | | TRO | STRT<5:0> | | - | 0000 |
| LEBCON3 | 0442 | PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | | | LEB<9 | :3> | | | | | _ | — | 0000 |
| PWMCON4 | 0444 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC< | 1:0> | — | — | _ | _ | XPRES | IUE | 0000 |
| IOCON4 | 0446 | PENH | PENI | POLH | POLI | PMOD | <1.0> | OVRENH | OVRENI | OVRDAT | <1.0> | FI TDA | T<1.0> | CLD | AT<1:0> | | OSYNC | 0000 |

TABLE 12-4: POWER SUPPLY PWM REGISTER MAP

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|--------------------------------|--------------------------------------|---------------------------------------|------------------|------------------|-----------------|-------|
| FRMEN | SPIFSD | FRMPOL | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 |
| — | _ | — | _ | _ | _ | FRMDLY | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value at P | POR | '1' = Bit is set | | '0' = Bit is cl∉ | eared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15 | FRMEN: Fran | ned SPIx Supp | ort bit | | | | |
| | 1 = Framed S 0 = Framed S | Plx support en Plx support dis | abled (<mark>SSx</mark> pi sabled | n used as fran | ne sync pulse in | put/output) | |
| bit 14 | SPIFSD: Fran | ne Sync Pulse | Direction Con | ntrol bit | | | |
| | 1 = Frame syl 0 = Frame syl | nc pulse input (nc pulse output | (slave) t (master) | | | | |
| bit 13 | FRMPOL: Fra | ame Sync Pulse | e Polarity bit | | | | |
| | 1 = Frame syl | nc pulse is acti nc pulse is acti | ve-high | | | | |
| hit 12-2 | | ted: Read as ' | יט וטיע ז' | | | | |
| bit 1 | ERMDI Y. Era | me Sync Pulse | Edge Select | bit | | | |
| bit i | 1 = Frame svi | nc pulse coinci | des with first h | nit clock | | | |
| | 0 = Frame sy | nc pulse prece | des first bit clo | ock | | | |
| bit 0 | Unimplemen | ted: This bit m | ust not be set | to '1' by the u | ser application. | | |
| | - | | | - | | | |

REGISTER 13-3: SPIxCON2: SPIx CONTROL REGISTER 2

REGISTER 16-2: A/D STATUS REGISTER (ADSTAT)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---|-----|----------------|----------|------------------|------------------|-----------------|-------|
| _ | — | _ | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 |
| | | H-S | H-S | H-S | H-S | H-S | H-S |
| — | — | P5RDY | P4RDY | P3RDY | P2RDY | P1RDY | P0RDY |
| bit 7 | | | | • | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value at POR '1' = Bit is set C = Clear in software H-S = Set by hardwa | | | hardware | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | tad. Daad aa (| ~' | | | | |

| DIL 15-0 | Uninplemented. Read as 0 |
|----------|---|
| bit 5 | P5RDY: Conversion Data for Pair #5 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |
| bit 4 | P4RDY: Conversion Data for Pair #4 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |
| bit 3 | P3RDY: Conversion Data for Pair #3 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |
| bit 2 | P2RDY: Conversion Data for Pair #2 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |
| bit 1 | P1RDY: Conversion Data for Pair #1 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |
| bit 0 | P0RDY: Conversion Data for Pair #0 Ready bit Bit set when data is ready in buffer, cleared when a '0' is written to this bit. |

REGISTER 18-1: OSCCON: OSCILLATOR CONTROL REGISTER

| U-0 | R-y, HS, HC | R-y, HS, HC | R-y, HS, HC | U-0 | R/W-y | R/W-y | R/W-y |
|--------|-------------|-------------|-------------|-----|-------|-----------|-------|
| _ | | COSC<2:0> | | — | | NOSC<2:0> | |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | U-0 | R-0, HS,HC | R/W-0 | R/C-0, HS, HC | R/W-0 | U-0 | R/W-0, HC |
|---------|-----|------------|--------|---------------|--------|-----|-----------|
| CLKLOCK | — | LOCK | PRCDEN | CF | TSEQEN | — | OSWEN |
| bit 7 | | | | | | | bit 0 |

| Legend: | x = Bit is unknown | |
|--------------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared |
| HC = Cleared by hardware | HS = Set by hardware | -y = Value set from Configuration bits on POR |

bit 15 Unimplemented: Read as '0'

| bit 14-12 | COSC<2:0>: Current Oscillator Group Selection bits (read-only) | | | | | | | | |
|-----------|--|--|--|--|--|--|--|--|--|
| | 000 = Fast RC Oscillator (FRC) | | | | | | | | |
| | 001 = Fast RC Oscillator (FRC) with PLL Module | | | | | | | | |
| | 010 = Primary Oscillator (HS, EC) | | | | | | | | |
| | 011 = Primary Oscillator (HS, EC) with PLL Module | | | | | | | | |
| | 100 = Reserved | | | | | | | | |
| | 101 = Reserved | | | | | | | | |
| | 110 = Reserved | | | | | | | | |
| | 111 = Reserved | | | | | | | | |
| | This bit is Reset upon: | | | | | | | | |
| | Set to FRC value (000) on FOR | | | | | | | | |
| | Loaded with NOOC<2:0> at the completion of a successful clock switch | | | | | | | | |
| | Unimplemented: Deed es (2) | | | | | | | | |
| Dit 11 | Unimplemented: Read as '0' | | | | | | | | |
| bit 10-8 | NOSC<2:0>: New Oscillator Group Selection bits | | | | | | | | |
| | 000 = Fast RC Oscillator (FRC) | | | | | | | | |
| | 001 = Fast RC Oscillator (FRC) with PLL Module | | | | | | | | |
| | 010 = Primary Oscillator (HS, EC) | | | | | | | | |
| | 011 = Primary Oscillator (HS, EC) with PLL Module | | | | | | | | |
| | 100 = Reserved | | | | | | | | |
| | 101 = Reserved | | | | | | | | |
| | 110 = Keserved | | | | | | | | |
| | | | | | | | | | |
| bit 7 | CLKLOCK: Clock Lock Enabled bit | | | | | | | | |
| | 1 = If (FCKSM1 = 1), then clock and PLL configurations are locked | | | | | | | | |
| | If (FCKSM1 = 0), then clock and PLL configurations may be modified | | | | | | | | |
| | 0 = Clock and PLL selection are not locked, configurations may be modified | | | | | | | | |
| | Note: Once set, this bit can only be cleared via a Reset. | | | | | | | | |
| h:+ 0 | Unimplemented, Deed es (o) | | | | | | | | |

bit 6 Unimplemented: Read as '0'

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Writes and RETURN/RETFIE instructions, which are single-word instructions, but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction, require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a singleword or two-word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157).

| Field | Description |
|-----------------|---|
| #text | Means literal defined by "text" |
| (text) | Means "content of text" |
| [text] | Means "the location addressed by text" |
| { } | Optional field or operation |
| <n:m></n:m> | Register bit field |
| .b | Byte mode selection |
| .d | Double Word mode selection |
| .S | Shadow register select |
| .w | Word mode selection (default) |
| Acc | One of two accumulators {A, B} |
| AWB | Accumulator write back destination address register \in {W13, [W13] + = 2} |
| bit4 | 4-bit bit selection field (used in word addressed instructions) $\in \{015\}$ |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Zero |
| Expr | Absolute address, label or expression (resolved by the linker) |
| f | File register address ∈ {0x00000x1FFF} |
| lit1 | 1-bit unsigned literal $\in \{0,1\}$ |
| lit4 | 4-bit unsigned literal ∈ {015} |
| lit5 | 5-bit unsigned literal ∈ {031} |
| lit8 | 8-bit unsigned literal ∈ {0255} |
| lit10 | 10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode |
| lit14 | 14-bit unsigned literal ∈ {016384} |
| lit16 | 16-bit unsigned literal ∈ {065535} |
| lit23 | 23-bit unsigned literal ∈ {08388608}; LSB must be '0' |
| None | Field does not require an entry, may be blank |
| OA, OB, SA, SB | DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate |
| PC | Program Counter |
| Slit10 | 10-bit signed literal ∈ {-512511} |
| Slit16 | 16-bit signed literal ∈ {-3276832767} |
| Slit6 | 6-bit signed literal ∈ {-1616} |

TABLE 19-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

20.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

20.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

20.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

20.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

| Timing Characteristics | | | |
|--|--|--|--|
| A/D Conversion | | | |
| 10-Bit High-speed (CHPS = 01, SIMSAM = 0, | | | |
| ASAM = 0, SSRC = 000) | | | |
| Band Gap Start-up Time 248 | | | |
| CLKO and I/O245 | | | |
| External Clock240 | | | |
| I ² C Bus Data | | | |
| Master Mode 259 | | | |
| Slave Mode261 | | | |
| I ² C Bus Start/Stop Bits | | | |
| Master Mode 259 | | | |
| Slave Mode261 | | | |
| Input Capture (CAPX) 251 | | | |
| Motor Control PWM Module253 | | | |
| Motor Control PWM Module Fault253 | | | |
| OC/PWM Module 252 | | | |
| Oscillator Start-up Timer 246 | | | |
| Output Compare Module251 | | | |
| Power-up Timer246 | | | |
| Reset | | | |
| SPI Module | | | |
| Master Mode (CKE = 0)254 | | | |
| Master Mode (CKE = 1) 255 | | | |
| Slave Mode (CKE = 0) | | | |
| Slave Mode (CKE = 1) | | | |
| Type A, B and C Timer External Clock | | | |
| Watchdog Timer246 | | | |
| Timing Diagrams | | | |
| PWM Output 104 | | | |
| Time-out Sequence on Power-up | | | |
| (MCLR Not Tied to VDD), Case 1 | | | |
| Time-out Sequence on Power-up | | | |
| (MCLR Not Tied to VDD), Case 2 | | | |
| Time-out Sequence on Power-up | | | |
| (MCLR Tied to VDD)211 | | | |
| Timing Diagrams and Specifications | | | |
| DC Characteristics - Internal RC Accuracy242 | | | |
| Timing Diagrams.See Timing Characteristics. | | | |
| Timing Requirements | | | |
| Band Gap Start-up Time248 | | | |
| Brown-out Reset247 | | | |
| CLKO and I/O245 | | | |
| External Clock241 | | | |
| I ² C Bus Data (Master Mode)260 | | | |
| I ² C Bus Data (Slave Mode)262 | | | |
| Input Capture251 | | | |
| Motor Control PWM Module253 | | | |
| Oscillator Start-up Timer 247 | | | |
| Output Compare Module251 | | | |
| Power-up Timer247 | | | |
| Reset | | | |
| Simple OC/PWM Mode252 | | | |
| SPI Module | | | |
| Master Mode (CKE = 0) | | | |
| Master Mode (CKE = 1) 255 | | | |
| Slave Mode (CKE = 0)256 | | | |
| Slave Mode (CKE = 1)258 | | | |
| Type A Timer External Clock249 | | | |
| Type B Timer External Clock | | | |
| Type C Timer External Clock | | | |
| Watchdog Timer247 | | | |

| Timing Specifications |
|--|
| PLL Clock |
| Traps |
| Trap Sources 49 |
| U |
| UART |
| Baud Rate Generator (BRG) 162 |
| Enabling and Setting Up UART 162 |
| IrDA |
| Built-in Encoder and Decoder |
| Receiving |
| 8-bit or 9-bit Data Mode163 |
| Transmitting |
| 8-bit Data Mode 163 |
| 9-bit Data Mode 163 |
| Break and Sync Sequence 163 |
| UART1 Mode Register (U1MODE) 164 |
| UART1 Register Map 168 |
| UART1 Status and Control Register (U1STA) 166 |
| Unit ID Locations 197 |
| Universal Asynchronous Receiver Transmitter. See UART. |
| 14/ |

W

| Wake-up from Sleep | 197 |
|-----------------------------|----------|
| Wake-up from Sleep and Idle | 51 |
| Watchdog Timer | |
| Timing Characteristics | 246 |
| Timing Requirements | 247 |
| Watchdog Timer (WDT) | 197, 214 |
| Enabling and Disabling | 214 |
| Operation | 214 |
| WWW Address | 273 |
| WWW, On-Line Support | 8 |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

