

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	12KB (4K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f2020t-30i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Analog Features:

ADC

- 10-bit resolution
- 2000 Ksps conversion rate
- · Up to 12 input channels
- · "Conversion pairing" allows simultaneous conversion of two inputs (i.e., current and voltage) with a single trigger
- PWM control loop:
 - Up to six conversion pairs available
 - Each conversion pair has up to four PWM and seven other selectable trigger sources
- Interrupt hardware supports up to 1M interrupts per second

COMPARATOR

- Four Analog Comparators:
 - 20 ns response time
 - 10-bit DAC reference generator
 - Programmable output polarity
 - Selectable input source
 - ADC sample and convert capable
- · PWM module interface
 - PWM Duty Cycle Control
 - PWM Period Control
 - PWM Fault Detect
- Special Event Trigger
- PWM-generated ADC Trigger

Special Microcontroller Features:

- · Enhanced Flash program memory:
- 10,000 erase/write cycle (min.) for industrial temperature range, 100k (typical)
- · Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) • and Oscillator Start-up Timer (OST)
- · Flexible Watchdog Timer (WDT) with on-chip low power RC oscillator for reliable operation
- Fail-Safe clock monitor operation
- · Detects clock failure and switches to on-chip low power RC oscillator
- Programmable code protection
- In-Circuit Serial Programming[™] (ICSP[™])
- Selectable Power Management modes
 - Sleep, Idle and Alternate Clock modes

CMOS Technology:

- Low-power, high-speed Flash technology
- 3.3V and 5.0V operation (±10%)
- · Industrial and Extended temperature ranges
- Low power consumption

Product	Pins	Packaging	Program Memory (Bytes)	Data SRAM (Bytes)	Timers	Capture	Compare	UART	IdS	I²C™	PWM	ADCs	S&H	A/D Inputs	Analog Comparators	GPIO
dsPIC30F1010	28	SDIP	6K	256	2	0	1	1	1	1	2x2	1	3	6 ch	2	21
dsPIC30F1010	28	SOIC	6K	256	2	0	1	1	1	1	2x2	1	3	6 ch	2	21
dsPIC30F1010	28	QFN-S	6K	256	2	0	1	1	1	1	2x2	1	3	6 ch	2	21
dsPIC30F2020	28	SDIP	12K	512	3	1	2	1	1	1	4x2	1	5	8 ch	4	21
dsPIC30F2020	28	SOIC	12K	512	3	1	2	1	1	1	4x2	1	5	8 ch	4	21
dsPIC30F2020	28	QFN-S	12K	512	3	1	2	1	1	1	4x2	1	5	8 ch	4	21
dsPIC30F2023	44	QFN	12K	512	3	1	2	1	1	1	4x2	1	5	12 ch	4	35
dsPIC30F2023	44	TQFP	12K	512	3	1	2	1	1	1	4x2	1	5	12 ch	4	35

dsPIC30F SWITCH MODE POWER SUPPLY FAMILY




FIGURE 1-2: dsPIC30F2020 BLOCK DIAGRAM

PORTF

4.2.3 MODULO ADDRESSING APPLICABILITY

Modulo addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (e.g., [W7 + W2]) is used, modulo address correction is performed, but the contents of the register remains unchanged.

4.3 Bit-Reversed Addressing

Bit-Reversed Addressing is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.3.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing is enabled when:

- BWM (W register selection) in the MODCON register is any value other than 15 (the stack can not be accessed using Bit-Reversed Addressing) and
- 2. the BREN bit is set in the XBREV register and
- 3. the Addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, then the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the bit-reversed address modifier or 'pivot point' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All Bit-Reversed EA calculations assume								
	word sized data (LSb of every EA is								
	always clear). The XB value is scaled								
	accordingly to generate compatible (byte)								
	addresses.								

When enabled, Bit-Reversed Addressing will only be executed for register indirect with pre-increment or post-increment addressing and word sized data writes. It will not function for any other Addressing mode or for byte sized data, and normal addresses will be generated instead. When Bit-Reversed Addressing is active, the W Address Pointer will always be added to the address modifier (XB) and the offset associated with the register Indirect Addressing mode will be ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo addressing and Bit-Reversed Addressing should not be enabled together. In the event that the user attempts to do this, Bit-Reversed Addressing will assume priority when active for the X WAGU, and X WAGU modulo addressing will be disabled. However, modulo addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




FIGURE 4-2: BIT-REVERSED ADDRESS EXAMPLE

dsPIC30F1010/202X

IADLE	4-Z.	4-2: BIT-REVERSED ADDRESS SEQUENCE (10-ENTRT)										
			ormal ddress		Bit-Reversed Address							
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal			
0	0	0	0	0	0	0	0	0	0			
0	0	0	1	1	1	0	0	0	8			
0	0	1	0	2	0	1	0	0	4			
0	0	1	1	3	1	1	0	0	12			
0	1	0	0	4	0	0	1	0	2			
0	1	0	1	5	1	0	1	0	10			
0	1	1	0	6	0	1	1	0	6			
0	1	1	1	7	1	1	1	0	14			
1	0	0	0	8	0	0	0	1	1			
1	0	0	1	9	1	0	0	1	9			
1	0	1	0	10	0	1	0	1	5			
1	0	1	1	11	1	1	0	1	13			
1	1	0	0	12	0	0	1	1	3			
1	1	0	1	13	1	0	1	1	11			
1	1	1	0	14	0	1	1	1	7			
1	1	1	1	15	1	1	1	1	15			

TABLE 4-2: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

TABLE 4-3: BIT-REVERSED ADDRESS MODIFIER VALUES FOR XBREV REGISTER

Buffer Size (Words)	XB<14:0> Bit-Reversed Address Modifier Value ⁽¹⁾
32768	0x4000
16384	0x2000
8192	0x1000
4096	0x0800
2048	0x0400
1024	0x0200
512	0x0100
256	0x0080
128	0x0040
64	0x0020
32	0x0010
16	0x0008
8	0x0004
4	0x0002
2	0x0001

Note 1: Modifier values greater than 256 words exceed the data memory available on the dsPIC30F1010/202X device

REGISTER 5-1: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

- bit 2 STKERR: Stack Error Trap Status bit
 - 1 = Stack error trap has occurred
 - 0 = Stack error trap has not occurred
- bit 1 OSCFAIL: Oscillator Failure Trap Status bit
 - 1 = Oscillator failure trap has occurred
 - 0 = Oscillator failure trap has not occurred
- bit 0 Unimplemented: Read as '0'

6.2 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channel will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins), may cause the input buffer to consume current that exceeds the device specifications.

6.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

EXAMPLE 6-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; Configure PORTB<15:8>
 ; as inputs
MOV W0, TRISBB; and PORTB<7:0> as outputs
NOP ; Delay 1 cycle
BTSS PORTB, #13; Next Instruction

6.3 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC30F1010/202X devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. There are 8 external signals (CN0 through CN7) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are two control registers associated with the CN module. The CNEN1 register contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 register, which contain the weak pull-up enable (CNx-PUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

7.6.3 LOADING WRITE LATCHES

Example 7-2 shows a sequence of instructions that can be used to load the 96 bytes of write latches. 32 TBLWTL and 32 TBLWTH instructions are needed to load the write latches selected by the table pointer.

EXAMPLE 7-2: LOADING WRITE LATCHES

```
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
       MOV
              #0x0000,W0
       MOV
              W0 TBLPAG
                                               ; Initialize PM Page Boundary SFR
             #0x6000,W0
       MOV
                                               ; An example program memory address
; Perform the TBLWT instructions to write the latches
; 0th_program_word
      MOV
            #LOW_WORD_0,W2
                                               ;
      MOV
             #HIGH_BYTE_0,W3
                                               ;
      TBLWTL W2 [W0]
                                               ; Write PM low word into program latch
      TBLWTH W3 [W0++]
                                               ; Write PM high byte into program latch
; lst_program_word
      MOV
            #LOW_WORD_1,W2
                                               ;
       MOV
              #HIGH_BYTE_1,W3
                                               ;
       TBLWTL W2 [W0]
                                               ; Write PM low word into program latch
      TBLWTH W3 [W0++]
                                               ; Write PM high byte into program latch
 2nd_program_word
      MOV #LOW_WORD_2,W2
                                               ;
      MOV
            #HIGH_BYTE_2,W3
                                               ;
       TBLWTL W2, [W0]
                                               ; Write PM low word into program latch
       TBLWTH W3 [W0++]
                                               ; Write PM high byte into program latch
; 31st_program_word
      MOV
            #LOW WORD 31,W2
                                               ;
             #HIGH_BYTE_31,W3
       MOV
                                               ;
       TBLWTL W2 [W0]
                                               ; Write PM low word into program latch
       TBLWTH W3 [W0++]
                                               ; Write PM high byte into program latch
```

Note: In Example 7-2, the contents of the upper byte of W3 have no effect.

7.6.4 INITIATING THE PROGRAMMING SEQUENCE

For protection, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

EXAMPLE 7-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5		Block all interrupts with priority <7 for next 5 instructions
MOV	#0x55,W0		
MOV	W0 NVMKEY	;	Write the 0x55 key
MOV	#0xAA,W1	;	
MOV	W1 NVMKEY	;	Write the OxAA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

9.0 TIMER2/3 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the 32-bit General Purpose Timer module (Timer2/3) and associated operational modes. Figure 9-1 depicts the simplified block diagram of the 32-bit Timer2/3 module. Figure 9-2 and Figure 9-3 show Timer2/3 configured as two independent 16-bit timers: Timer2 and Timer3, respectively.

Note: The dsPIC30F1010 device does not feature Timer3. Timer2 is a 'Type B' timer and Timer3 is a 'Type C' timer. Please refer to the appropriate timer type in Section 21.0 "Electrical Characteristics" of this document.

The Timer2/3 module is a 32-bit timer, which can be configured as two 16-bit timers, with selectable operating modes. These timers are utilized by other peripheral modules such as:

- Input Capture
- Output Compare/Simple PWM

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the operational modes of the timers.

The 32-bit timer has the following modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer operation
- Single 32-bit Synchronous Counter

Further, the following operational characteristics are supported:

- ADC Event Trigger
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match

These operating modes are determined by setting the appropriate bit(s) in the 16-bit T2CON and T3CON SFRs.

For 32-bit timer/counter operation, Timer2 is the least significant word and Timer3 is the most significant word of the 32-bit timer.

Note: For 32-bit timer operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer 2 clock and gate inputs are utilized for the 32-bit timer module, but an interrupt is generated with the Timer3 interrupt flag (T3IF) and the interrupt is enabled with the Timer3 interrupt enable bit (T3IE).

16-bit Mode: In the 16-bit mode, Timer2 and Timer3 can be configured as two independent 16-bit timers. Each timer can be set up in either 16-bit Timer mode or 16-bit Synchronous Counter mode. See **Section 8.0 "Timer1 Module"** for details on these two operating modes.

The only functional difference between Timer2 and Timer3 is that Timer2 provides synchronization of the clock prescaler output. This is useful for high-frequency external clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the combined 32-bit period register PR3/PR2, then resets to '0' and continues to count.

For synchronous 32-bit reads of the Timer2/Timer3 pair, reading the least significant word (TMR2 register) will cause the most significant word to be read and latched into a 16-bit holding register, termed TMR3HLD.

For synchronous 32-bit writes, the holding register (TMR3HLD) must first be written to. When followed by a write to the TMR2 register, the contents of TMR3HLD will be transferred and latched into the MSB of the 32-bit timer (TMR3).

32-bit Synchronous Counter Mode: In the 32-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in the combined 32-bit period register, PR3/PR2, then resets to '0' and continues.

When the timer is configured for the Synchronous Counter mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T2CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

11.0 OUTPUT COMPARE MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the Output Compare module and associated operational modes. The features provided by this module are useful in applications requiring operational modes such as:

- Generation of Variable Width Output Pulses
- Power Factor Correction

Figure 11-1 depicts a block diagram of the Output Compare module.

The key operational features of the Output Compare module include:

- Timer2 and Timer3 Selection mode
- Simple Output Compare Match mode
- Dual Output Compare Match mode
- Simple PWM mode
- Output Compare during Sleep and Idle modes
- Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the appropriate bits in the 16-bit OCxCON SFR (where x = 1 and 2).

OCxRS and OCxR in the figure represent the Dual Compare registers. In the Dual Compare mode, the OCxR register is used for the first compare and OCxRS is used for the second compare.




FIGURE 11-1: OUTPUT COMPARE MODE BLOCK DIAGRAM

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0400	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYN	ICSRC<2:(0>		SEVTP	S<3:0>		0000
PTPER	0402						PTPER	<15:3>							—	_	_	FFF0
MDC	0404							Μ	DC<15:0>									0000
SEVTCMP	0406				_	_	SEVTCM	1P<15:3>	-	_					—	_	_	0000
PWMCON1	0408	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1	1:0>	—	—	—	—	XPRES	IUE	0000
IOCON1	040A	PENH	PENL	POLH	POLL PMOD<1:0> OVRENH OVRENL OVRDAT<1:0> FLTDAT<1:0> CLDAT<1:0>						AT<1:0>	—	OSYNC	0000				
FCLCON1	040C	—		—		CLSR	C<3:0>		CLPOL	CLMOD		FLTSRC	<3:0>		FLTPOL	FLTMO	D<1:0>	0000
PDC1	040E		PDC1<15:0> 0000											0000				
PHASE1	0410		PHASE1<15:2> — —											0000				
DTR1	0412	—	— — DTR1<13:2>									_	-	0000				
ALTDTR1	0414	—	—					AL	TDTR1<13:2>							_	-	0000
TRIG1	0416						TRIG	<15:3>							—	_	-	0000
TRGCON1	0418	٦	RGDIV<2:0)>							—- —- TRGS			STRT<5:0>			0000	
LEBCON1	041A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<9	:3>				_	_	_	0000
PWMCON2	041C	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1	1:0>	_	_	_	_	XPRES	IUE	0000
IOCON2	041E	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT	<1:0>	FLTDAT<	:1:0>	CLD	AT<1:0>	_	OSYNC	0000
FCLCON2	0420	_	_	_		CLSR	C<3:0>		CLPOL	CLMOD		FLTSRC	<3:0>		FLTPOL	FLTMO	D<1:0>	0000
PDC2	0422							PD)C2<15:0>									0000
PHASE2	0424						Р	HASE2<15:2	>							_	_	0000
DTR2	0426	—	—					C)TR2<13:2>							_	-	0000
ALTDTR2	0428	_	_					AL	TDTR2<13:2>							_	_	0000
TRIG2	042A						TRIG	<15:3>							—	_	-	0000
TRGCON2	042C	٦	rrgdiv<2:0)>										TRO	STRT<5:0>			0000
LEBCON2	042E	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<9	:3>				—	_	-	0000
PWMCON3	0430	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1	1:0>	—	_	_	_	XPRES	IUE	0000
IOCON3	0432	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT	<1:0>	FLTDAT<	:1:0>	CLD	AT<1:0>	_	OSYNC	0000
FCLCON3	0434	_	_	_		CLSR	C<3:0>		CLPOL	CLMOD		FLTSRC	<3:0>		FLTPOL	FLTMO	D<1:0>	0000
PDC3	0436							PD)C3<15:0>									0000
PHASE3	0438						Р	HASE3<15:2	>							_	-	0000
DTR3	043A	—	—					C)TR3<13:2>							_	-	0000
ALTDTR3	043C	—	_					AL	TDTR3<13:2>							—	_	0000
TRIG3	043E						TRIG	<15:3>							—	—	_	0000
TRGCON3	0440	٦	RGDIV<2:0)>										TRG	STRT<5:0>			0000
LEBCON3	0442	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<9	:3>	-			—	—	_	0000
PWMCON4	0444	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1	1:0>	_	—	—	_	XPRES	IUE	0000
IOCON4	0446	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT	<1:0>	FLTDAT<	:1:0>	CLD	AT<1:0>	_	OSYNC	0000

TABLE 12-4: POWER SUPPLY PWM REGISTER MAP

REGISTER 16-1: A/D CONTROL REGISTER (ADCON) (CONTINUED)

- bit 2-0 ADCS<2:0>: A/D Conversion Clock Divider Select bits
 - If PLL is enabled (assume 15 MHz external clock as clock source):
 - 111 = FADC/18 = 13.3 MHz @ 30 MIPS
 - 110 = FADC/16 = 15.0 MHz @ 30 MIPS
 - 101 = FADC/14 = 17.1 MHz @ 30 MIPS
 - 100 = FADC/12 = 20.0 MHz @ 30 MIPS
 - 011 = FADC/10 = 24.0 MHz @ 30 MIPS
 - 010 = FADC/8 = 30.0 MHz @ 30 MIPS
 - 001 = FADC/6 = Reserved, defaults to 30 MHz @ 30 MIPS
 - 000 = FADC/4 = Reserved, defaults to 30 MHz @ 30 MIPS

If PLL is disabled (assume 15 MHz external clock as clock source):

- 111 = FADC/18 = 0.83 MHz @ 7.5 MIPS
- 110 = FADC/16 = 0.93 MHz @ 7.5 MIPS
- 101 = FADC/14 = 1.07 MHz @ 7.5 MIPS
- 100 = FADC/12 = 1.25 MHz @ 7.5 MIPS
- 011 = FADC/10 = 1.5 MHz @ 7.5 MIPS
- 010 = FADC/8 = 1.87 MHz @ 7.5 MIPS
- 001 = FADC/6 = 2.5 MHz @ 7.5 MIPS
- 000 = FADC/4 = 3.75 MHz @ 7.5 MIPS

Note: See Figure 18-2 for ADC clock derivation.

REGISTER 16-5: A/D CONVERT PAIR CONTROL REGISTER 0 (ADCPC0) (CONTINUED)

bit 4-0 TRGSRC0<4:0>: Trigger 0 Source Selection bits

Selects trigger source for conversion of analog channels AN1 and AN0.

- 00000 = No conversion enabled
- 00001 = Individual software trigger selected
- 00010 = Global software trigger selected
- 00011 = PWM Special Event Trigger selected
- 00100 = PWM generator #1 trigger selected
- 00101 = PWM generator #2 trigger selected
- 00110 = PWM generator #3 trigger selected
- 00111 = PWM generator #4 trigger selected
- 01100 = Timer #1 period match
- 01101 = Timer #2 period match
- 01110 = PWM GEN #1 current-limit ADC trigger
- 01111 = PWM GEN #2 current-limit ADC trigger
- 10000 = PWM GEN #3 current-limit ADC trigger
- 10001 = PWM GEN #4 current-limit ADC trigger
- 10110 = PWM GEN #1 fault ADC trigger
- 10111 = PWM GEN #2 fault ADC trigger
- 11000 = PWM GEN #3 fault ADC trigger
- 11001 = PWM GEN #4 fault ADC trigger

REGISTER 16-6: A/D CONVERT PAIR CONTROL REGISTER 1 (ADCPC1)

IRQEN3	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PEND3	SWTRG3			TRGSRC3<4:0	>	
bit 15							bit 8
D/M/ 0		D/M/ 0	DAM 0	D/M/ O	D/W/ O	DAM 0	D/M/ O
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN2 bit 7	PEND2	SWTRG2			TRGSRC2<4:0	>	bit (
							bit (
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
hit 15		rrupt Doguoot [-nabla 2 bit				
bit 15		rrupt Request E		ed conversion (of channels AN7	7 and ANG is co	mnleted
	0 = IRQ is no	•	mennequest				impleted.
bit 14		ding Conversion					
			AN7 and AN6	3 is pending. Se	et when selected	d trigger is asse	erted.
bit 13		on is complete ftware Trigger :	3 hit				
DIT 13				elected by TRG	SRC bits). If ot	her conversion	s are in
	progress, the	n conversion wi	ll be performe		version resourc		
		the PEND bit					
bit 12-8		:0>: Trigger 3		tion bits nalog channels	A7 and A6		
	00000 = No c			lalog onannolo	ni ana no.		
		CIIVEI SIOTI ETIAI	bled				
	00001 = Indiv	vidual software	trigger select	ed			
	00001 = Indiv 00010 = Glob	vidual software bal software trig	trigger select ger selected				
	00001 = Indiv 00010 = Glob 00011 = PWI	vidual software bal software trig M Special Even	trigger select ger selected t Trigger sele	cted			
	00001 = Indiv 00010 = Glob 00011 = PWI 00100 = PWI	vidual software bal software trig	trigger select ger selected t Trigger select trigger selec	ected ted			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec	ected ted ted			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 00111 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec	ected ted ted			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 00111 = PWI 01100 = Time	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec	ected ted ted			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01110 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma M GEN #1 curre	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec ttch ttch ent-limit ADC	ected ted ted ted ted trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01110 = PWI 01111 = PWI	vidual software trig al software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma M GEN #1 curre M GEN #2 curre	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec atch atch ent-limit ADC ent-limit ADC	ected ted ted ted ted trigger trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01110 = PWI 01111 = PWI 10000 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma M GEN #1 curre	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec atch ent-limit ADC ent-limit ADC ent-limit ADC	ected ted ted ted ted trigger trigger trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = PWI 01111 = PWI 10000 = PWI 10001 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault	trigger select ger selected t Trigger selec trigger selec	ected ted ted ted ted trigger trigger trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = PWI 01111 = PWI 10000 = PWI 10110 = PWI 10111 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #2 fault	trigger select ger selected t Trigger selec trigger selec	ected ted ted ted ted trigger trigger trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = PWI 10000 = PWI 10001 = PWI 10110 = PWI 10111 = PWI 11000 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #1 curre M GEN #3 curre M GEN #3 curre M GEN #1 fault M GEN #1 fault M GEN #2 fault	trigger select ger selected t Trigger selec trigger selec trigger ADC trigger	ected ted ted ted ted trigger trigger trigger			
bit 7	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01110 = PWI 10000 = PWI 10011 = PWI 10111 = PWI 11000 = PWI 11001 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #2 fault	trigger select ger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec ttch atch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ADC trigger ADC trigger ADC trigger	ected ted ted ted ted trigger trigger trigger			
bit 7	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01110 = PWI 10000 = PWI 10001 = PWI 10111 = PWI 10111 = PWI 11000 = PWI 11001 = PWI 11001 = PWI 11001 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #3 fault M GEN #4 fault M GEN #4 fault rrupt Request E Q generation w	trigger select iger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec ttch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ADC trigger ADC trigger ADC trigger Enable 2 bit	ected ted ted ted ted trigger trigger trigger trigger	of channels AN5	5 and AN4 is co	ompleted
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01101 = PWI 10000 = PWI 10001 = PWI 10110 = PWI 10111 = PWI 10001 = PWI 11000 = PWI 11001 = PWI 11001 = PWI 11001 = PWI 10011 = PWI 10011 = PWI 10011 = PWI 10011 = PWI 10011 = PWI	vidual software trig al software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #2 fault M GEN #2 fault M GEN #4 fault rrupt Request E Q generation w t generated	trigger select iger selected t Trigger selec trigger selec atch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC trigger ADC trigger ADC trigger Enable 2 bit when request	ected ted ted ted ted trigger trigger trigger trigger	of channels AN5	5 and AN4 is co	ompleted
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01101 = PWI 10000 = PWI 10001 = PWI 10110 = PWI 10111 = PWI 10111 = PWI 10001 = PWI 10001 = PWI 11000 = PWI 11001 = PWI 10011 = PWI	vidual software trig al software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #1 fault M GEN #2 fault M GEN #4 fault rrupt Request E Q generation w t generated ding Conversior	trigger select iger selected t Trigger selec trigger selec atch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC trigger ADC trigger ADC trigger Enable 2 bit when request	ected ted ted ted trigger trigger trigger trigger			
	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 01100 = Time 01101 = Time 01101 = Time 01101 = PWI 10000 = PWI 10001 = PWI 10001 = PWI 10011 = PWI 10001 = PWI 11000 = PWI 11001 = PWI 11000 = PWI 11000 = PWI 10000 = PWI	vidual software trig al software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #1 fault M GEN #1 fault M GEN #2 fault M GEN #4 fault rrupt Request E Q generation w t generated ding Conversior	trigger select iger selected t Trigger selec trigger selec atch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC trigger ADC trigger ADC trigger Enable 2 bit when request	ected ted ted ted trigger trigger trigger trigger	of channels ANS		
bit 7 bit 6 bit 5	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 00111 = PWI 01100 = Time 01101 = Time 01101 = Time 01110 = PWI 10000 = PWI 10001 = PWI 10011 = PWI 10011 = PWI 11001 = PWI 1000 = PWI 1000 = PWI	vidual software trig al software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curre M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #4 fault M GEN #2 fault M GEN #4 fault M GEN #5 faul	trigger select iger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec ttch atch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC and trigger ADC trigger ADC trigger ADC trigger Enable 2 bit when request and Status 2 bit AN5 and AN4	ected ted ted ted trigger trigger trigger trigger			
bit 6	00001 = Indix 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 00111 = PWI 01100 = Time 01101 = Time 01101 = Time 01101 = PWI 10000 = PWI 10001 = PWI 10001 = PWI 10011 = PWI 10001 = PWI 10011 = PWI 10001 = PWI 10011 = PWI 10001 = PWI 10000 = PWI	vidual software bal software trig M Special Even M generator #1 M generator #2 M generator #3 M generator #4 er #1 period ma er #2 period ma M GEN #1 curre M GEN #1 curre M GEN #2 curre M GEN #3 curre M GEN #3 curre M GEN #4 curre M GEN #4 curre M GEN #4 fault M GEN #2 fault M GEN #4 fault mupt Request E Q generation w t generated ding Conversion on of channels of on is complete ftware Trigger fault version of AN5	trigger select iger selected t Trigger selec trigger selec trigger selec trigger selec trigger selec trigger selec ttch ent-limit ADC ent-limit ADC ent-limit ADC ent-limit ADC cent-limit ADC cent-limit ADC and trigger ADC trigger ADC trigger ADC trigger Enable 2 bit vhen request on Status 2 bit AN5 and AN4 2 bit and AN4 (if s	ected ted ted ted trigger trigger trigger trigger ed conversion o t is pending. Se elected by TRG		d trigger is asse her conversion	erted s are in

© 2006-2014 Microchip Technology Inc.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **IRQEN5** PEND5 SWTRG5 TRGSRC5<4:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **IRQEN4** PEND4 SWTRG4 TRGSRC4<4:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **IRQEN5:** Interrupt Request Enable 5 bit 1 = Enable IRQ generation when requested conversion of channels AN11 and AN10 is completed 0 = IRQ is not generated bit 14 PEND5: Pending Conversion Status 5 bit 1 = Conversion of channels AN11 and AN10 is pending. Set when selected trigger is asserted 0 = Conversion is complete bit 13 SWTRG5: Software Trigger 5 bit 1 = Start conversion of AN11 and AN10 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set. bit 12-8 TRGSRC5<4:0>: Trigger Source Selection 5 bits Selects trigger source for conversion of analog channels A11 and A10. 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC triager 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger bit 7 **IRQEN4:** Interrupt Request Enable 4 bit 1 = Enable IRQ generation when requested conversion of channels AN9 and AN8 is completed 0 = IRQ is not generated PEND4: Pending Conversion Status 4 bit bit 6 1 = Conversion of channels AN9 and AN8 is pending. Set when selected trigger is asserted. 0 = Conversion is complete bit 5 SWTRG4: Software Trigger 4 bit 1 = Start conversion of AN9 and AN8 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set.

REGISTER 16-7: A/D CONVERT PAIR CONTROL REGISTER 2 (ADCPC2)

ADC Result Buffer 16.4

The ADC module contains up to 12 data output registers to store the A/D results called ADCBUF<11:0>. The registers are 10 bits wide, but are read into different format, 16-bit words. The buffers are read-only.

Each analog input has a corresponding data output register.

This module DOES NOT include a circular data buffer or FIFO. Because the conversion results may be produced in any order, such schemes will not work since there would be no means to determine which data is in a specific location.

The SAR write to the buffers is synchronous to the ADC clock. Reads from the buffers will always have valid data assuming that the data-ready interrupt has been processed.

If a buffer location has not been read by the software and the SAR needs to overwrite that location, the previous data is lost.

Reads from the result buffer pass through the data formatter. The 10 bits of the result data are formatted into a 16-bit word.

16.5 **Application Information**

The ADC module implements a concept based on "Conversion Pairs". In power conversion applications, there is a need to measure voltages and currents for each PWM control loop. The ADC module enables the sample and conversion process of each conversion pair to be precisely timed relative to the PWM signals.

In a user's application circuit, the PWM signal enables a transistor, which allows an inductor to charge up with current to a desired value. The longer a PWM signal is on, the longer the inductor is charging, and therefore the inductor current is at its maximum at the end of the PWM signal. Often, this is the point where the user wants to take the current and voltage measurements.

Figure 16-2 shows a typical power conversion application (a boost converter) where the current sensing of the inductor is done by monitoring the voltage across a resistor in series with the power transistor that "charges" the inductor. The significant feature of this figure is that if the sampling of the resistor voltage occurs slightly later than the desired sample point, the data read will be zero. This is not acceptable in most applications. The ADC module always samples the analog voltages at the appointed time regardless of whether the ADC converter is busy or not.

The Power Supply PWM module supports 2-4 independent PWM channels as well as 2-4 trigger signals (one per PWM generator). The user can configure these channels to initiate an ADC conversion of a selected input pair at the proper time in the PWM cycle. The Power Supply PWM module also provides an additional trigger signal (Special Event Trigger), which can be programmed to occur at a specified time during the primary time base count cycle.




FIGURE 16-2: APPLICATION EXAMPLE: IMPORTANCE OF PRECISE SAMPLING

REGISTER 18-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 5	LOCK: PLL Lock Status bit (read-only)
	1 = Indicates that PLL is in lock
	0 = Indicates that PLL is out of lock (or disabled)
	This bit is Reset upon:
	Reset on POR
	Reset when a valid clock switching sequence is initiated by the clock switch state machine
	Set when PLL lock is achieved after a PLL start
	Reset when lock is lost Read zero when PLL is not selected as a Group 1 system clock
	Read zero when PLL is not selected as a Group 1 system clock
bit 4	PRCDEN: Pseudo Random Clock Dither Enable bit
	1 = Pseudo random clock dither is enabled
	0 = Pseudo random clock dither is disabled
bit 3	CF: Clock Fail Detect bit (read/clearable by application)
	1 = FSCM has detected clock failure
	0 = FSCM has NOT detected clock failure
	This bit is Reset upon: Reset on POR
	Reset when a valid clock switching sequence is initiated by the clock switch state machine
	Set when clock fail detected
bit 2	TSEQEN: FRC Tune Sequencer Enable bit
	1 = The TUN<3:0>, TSEQ1<3:0>,, TSEQ7<3:0> bits in the OSCTUN and the OSCTUN2 registers
	sequentially tune the FRC oscillator. Each field being sequentially selected via the ROLL<2:0> sig-
	nals from the PWM module.
	0 = The TUN<3:0> bits in OSCTUN register tunes the FRC oscillator
bit 1	Unimplemented: Read as '0'
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Request oscillator switch to selection specified by NOSC<1:0> bits
	0 = Oscillator switch is complete
	This bit is Reset upon:
	Reset on POR
	Reset after a successful clock switch

Reset after a redundant clock switch

Reset after FSCM switches the oscillator to (Group 3) FRC

TABLE 21-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARACT	ERISTICS		(unless othe	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Parameter No.	Typical ⁽¹⁾	Мах	Units		Co	onditions					
Idle Current (II	DLE): Core Of	f Clock On E	Base Current ⁽²	2)							
DC48a	65	78	mA	+25°C	3.3V						
DC48b	66	79	mA	+85°C	3.3V						
DC48d	105	127	mA	+25°C		EC, 20 MIPS, PLL enabled					
DC48e	107	128	mA	+85°C	5V						
DC48f	108	130	mA	+125°C							
DC49d	155	186	mA	+25°C	5V	EC 20 MIRS PLL enchlad					
DC49e	156	187	mA	+85°C	57	EC, 30 MIPS, PLL enabled					

Note 1: Data in "Typical" column is at 5V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


2: Base IIDLE current is measured with core off, clock on and all modules turned off. All I/Os are configured as inputs and pulled high. WDT, etc. are all switched off.

TABLE 21-18: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND TIMING REQUIREMENTS


AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.3V and 5.0V (\pm10\%)} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions				
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +125°C				
SY11	Tpwrt	Power-up Timer Period	0.75 1.5 3 6 12 24 48 96	1 2 4 8 16 32 64 128	1.25 2.5 5 10 20 40 80 160	ms	-40°C to +125°C, user programmable				
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +125°C				
SY13	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	0.8	1.0	μS					
SY20	Twdt1	Watchdog Timer Time-out Period (No Prescaler)	1.4	2.1	2.8	ms	VDD = 5V, -40°C to +125°C				
	Twdt2		1.4	2.1	2.8	ms	VDD = 3.3V, -40°C to +125°C				
SY30	Tost	Oscillation Start-up Timer Period		1024 Tosc	_	_	Tosc = OSC1 period				
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500		μS	-40°C to +125°C				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, +25°C unless otherwise stated.







dsPIC30F1010/202X

TABLE 21-33: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)

AC CHA	RACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.3V and 5.0V (\pm 10\%) \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min.	Тур	Conditions					
AD24	EOFF	Offset Error	—	±0.75	<±2.0	LSb	VINL = AVSS = VSS = 0V, AVDD = VDD = 5V			
AD24A	EOFF	Offset Error	—	±0.75	<±2.0	LSb	Vinl = AVss = Vss = 0V, AVdd = Vdd = 3.3V			
AD25	—	Monotonicity ⁽²⁾	—	—	_		Guaranteed			
		Dy	namic Perf	ormance)					
AD30	THD	Total Harmonic Distortion	-77	-73	-68	dB				
AD31	SINAD	Signal to Noise and Distortion	—	58		dB				
AD32	SFDR	Spurious Free Dynamic Range	_	-73	_	dB				
AD33	Fnyq	Input Signal Bandwidth	—	—	0.5	MHz				
AD34	ENOB	Effective Number of Bits	_	9.4	_	bits				

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

FIGURE 21-20: A/D CONVERSION TIMING PER INPUT

