



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	104К х 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54101j256bd64ql

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

LPC5410x

32-bit ARM Cortex-M4/M0+ microcontroller

The LPC5410x LQFP64 package has the following top-side marking:

- First line: LPC5410xJyyy
 - x: 2 = dual core (M4, M0+), 1 = single core (M4)
 - yyy: flash size
- Second line: BD64
- Third line: xxxxxxxxxxx
- Fourth line: xxxyywwx[R]z
 - yyww: Date code with yy = year and ww = week.
 - xR = boot code version and device revision.


The LPC5410x WLCSP49 package has the following top-side marking:

- First line: LPC5410x
 - x: 2 = dual core (M4, M0+), 1 = single core (M4)
- Second line: JxxxUK49
 - xxx: flash size
- Third line: xxxxxxx
- Fourth line: xxxyyww
 - yyww: Date code with yy = year and ww = week.
- Fifth line: xxxxx
- Sixth line: NXP x[R]z
 - xR = boot code version and device revision.

Table 3.Device revision table

Revision identifier (R)	Revision description
'1B'	Initial device revision with boot code version 17.1.
'1C'	Second device revision with boot code version 17.1.

LPC5410x



Reserved. PIO0_12 Fr 47 F2 PIO0_12 F7 47 F2 PIO0_12 F7 47 F2 PIO0_12 F7	Table 4. P	Pin d	escr	iptio	n	.conti	nued	
I/O SPI0_MOSI — Master Out Slave in for SPI0. 0 U1_TXD — Transmitter output for USART1. 0 CT32B2_MAT3 — 32-bit CT32B2 match output 3. 1 R — Reserved. PIO0_13 G7 48 I2 PU I/O SPI0_MISO — Master in Slave Out for SPI0. 0 CT32B2_MAT3 — 32-bit CT32B2 match output pin. I/O SPI0_MISO — Master in Slave Out for SPI0. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 4. O CT32B2_MAT0 — 32-bit CT32B2 match output 4. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 0. I R — Reserved. PIO0_14/-CK F6 49 I2 PU I/O SPI0_SSEL0 — Slave Select 0 for SPI0. O 0 SCT0_OUT5 — SCT0 output 5. PVMM output 5. O CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15//TDO G6 50 I2 PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SVIDIO/ O CT32B2_MAT1 — 32-bit CT32B2 match output 2. I R — Reserved. <th>Symbol</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	Symbol							
PIO0_13 G U1_TXD — Transmitter output for USART1. 0 U1_TXD — Transmitter output for USART1. 0 0 CT32B2_MAT3 — 32-bit CT32B2 match output 3. 1 1 R — Reserved. 1 PIO0_13 G7 48 Z PU V/O PIO0_13 — General-purpose digital input/output pin. 1/0 SPI0_MISO — Master In Slave Out for SPI0. 0 SCT0_OUT4 — SCT0 output 4. PW/M output 4. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 0. 1 R — Reserved. PIO0_14/TCK F6 49 Z PU V/O PIO0_14 — General-purpose digital input/output pin. 1 n boundary scan mode: TCK (Test Clock). V/O SPI0_SSEL0 — Slave Select 0 for SPI0. 0 SCT0_OUT5 — SCT0 output 5. PW/M output 5. 0 CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TDD G6 50 Z PIO_15 General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL2 — Slave Select 1 for SPI0.	PIO0_12		F7	47	[2]	PU	I/O	PIO0_12 — General-purpose digital input/output pin.
PIO0_13 G7 48 21 PU I/O PIO0_13 — General-purpose digital input/output pin. I/O SPI0_MISO — Master In Slave Out for SPI0. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 4. I/O SPI0_MISO — Master In Slave Out for SPI0. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 4. I/O SPI0_MISO — Master In Slave Out for SPI0. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 4. I/O PIO0_14 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). I/O I/O SPI0_SSEL0 — Slave Select 0 for SPI0. 0 SCT0_OUT5 — SCT0 output 5. O O CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TDO G6 50 I/I PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TOX (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SW0_SU_A_A_A_A_A_A_A_A_A_A_A_A_A_A_A_A_A_A_							I/O	SPI0_MOSI — Master Out Slave in for SPI0.
PIO0_13 G7 48 21 PU I/O PIO0_13 — General-purpose digital input/output pin. VIO SPI0_MISO — Master In Slave Out for SPI0. O SCT0_OUT4 — SCT0 output 4. PWM output 4. O GT32B2_MAT0 — 32-bit CT32B2 match output 0. I R — Reserved. PIO0_14/TCK F6 49 21 PU I/O PIO0_14 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). VIO SPI0_SSEL0 — Slave Select 0 for SPI0. O SCT0_OUT5 — SCT0 output 5. PWM output 5. O GCT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TDO G6 50 21 PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SWO_SSEL1 — Slave Select 1 for SPI0. I/O SWO_SSEL1 — Slave Select 1 for SPI0. I/O SWO_SSEL1 — Slave Select 1 for SPI0. I/O SWO_SSEL2 — Slave Select 2 for SPI0. I/O SWO_SSEL2 — Slave Select 2 for SPI0. I R — Reserved. SWOLO/ G5 52 21 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>U1_TXD — Transmitter output for USART1.</td></td<>							0	U1_TXD — Transmitter output for USART1.
PIO0_13 G7 48 21 PU // 0 Second and any any and any any any and any							0	CT32B2_MAT3 — 32-bit CT32B2 match output 3.
I/O SPI0_MISO — Master in Slave Out for SPI0. 0 SCT0_OUT4 — SCT0 output 4. PWM output 4. 0 CT32B2_MAT0 — 32-bit CT32B2 match output 0. 1 R — Reserved. PIO0_14/TCK F6 49 I/I PIO0_14 — General-purpose digital input/output pin. 1 n — Reserved. PIO. 910_SSEL0 — Slave Select 0 for SPI0. SCT0_OUT5 — SCT0 output 5. PVM output 5. 0 CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TD0 G6 50 I/I PU PIO_15 — General-purpose digital input/output pin. 1 R — Reserved. PIO_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). 1/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL2 — Slave Select 1 for SPI0. 1/O SWO - Serial Wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. 1 R — Reserved. V/O SPI0_SSEL2 — Slave Select 2 for SPI0. 1/O SVELK// PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VIO_SPI0_SSEL2 — Slave Select 2 for SPI0. I U_1_							I	R — Reserved.
PIO0_14/TCK F6 49 Z PU PO PO0_14 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). PIO0_14/TCK F6 49 Z PU PO PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). PIO0_15/TDO G6 50 Z PU PO PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). PIO0_15/TDO G6 50 Z PU PO PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL2 — Slave Select 2 for SPI0. V/O SWOLK/ F5 52 PU VO PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. SWDIO/ F100_15 SUB_SSEL2 — Slave Select 2 for SPI0. I IU_1_CTS — Clear To Send input for USART1. O CT3283_MAT1 — 32-bit CT32B3 match output 1. R — Reserved. SWDIO/ F100_17 General-purpose digital input/output pin. After booting. V/O SPI0_SSEL2 — Slave Select 2 fo	PIO0_13		G7	48	[2]	PU	I/O	PIO0_13 — General-purpose digital input/output pin.
O CT32B2_MAT0 — 32-bit CT32B2 match output 0. PIO0_14/TCK F6 49 I/I PUO_14 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). I/O SPI0_SSEL0 — Slave Select 0 for SPI0. O SCT0_OUT5 — SCT0 output 5. PWM output 5. O CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TDO G6 50 I/I PU //O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). PIO0_15/TDO G6 50 I/I PU //O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SWO_15 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. V/O SPI0_SSEL2 — Slave Select 2 for SPI0. U I U/O SPI0_SSEL2 — Slave Select 2 for SPI0. U U/O I U/O SPI0_SSEL2 — Slave Select 2 for SPI0. U/O U/O I U/C TS — Clear To Send input for USART1. O CT32B3_M							I/O	SPI0_MISO — Master In Slave Out for SPI0.
PIO0_14/TCK F6 49 I R - Reserved. PIO0_14/TCK F6 49 I PU I/O PIO0_14 General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). I/O SPI0_SSEL0 Slave Select 0 for SPI0. O CT32B2_MAT1 32-bit CT32B2 match output 1. I R Reserved. O CT32B2_MAT1 32-bit CT32B2 match output 1. I R Reserved. PIO0_15 General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 Slave Select 1 for SPI0. I/O SPI0_SSEL1 Slave Select 1 for SPI0. I/O SWO Serial wire trace output. O CT32B2_MAT2 32-bit CT32B2 match output 2. I R Reserved. VIO PIO0_16 General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VIO0_16 F5 52 I/O PIO0_16 General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VIO0_16 F5 52 I/O PIO0_17 Clear To Send input for USART1. O CT32B3_MAT1 32-bit CT32B3 match output 1. I R Reserved. SWDIO/ VIO SWCLK							0	SCT0_OUT4 — SCT0 output 4. PWM output 4.
PIO0_14/TCK F6 49 I2 F0 I/O PIO0_14 — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock). I/O SPI0_SSEL0 — Slave Select 0 for SPI0. SCT0_OUT5 — SCT0 output 5. PWM output 5. O CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TD0 G6 50 I2 PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SW0 — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. V/O SW0 — Serial wire trace output. O O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ F5 52 I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VIO SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. R — Reserved. V/O SWDIO/ F00_17 — General-purpose digital input/output pin. After b							0	CT32B2_MAT0 — 32-bit CT32B2 match output 0.
SWCLK/ F5 52 22 PU V/O PIO0_16 — General-purpose digital input/output pin. In boundary scan mode: TOK (Test Clock). VIO0_15/TDD G6 53 22 PU V/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). VIO0_15/TDD G6 50 22 PU V/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). VIO SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SPI0_SSEL1 — Slave Select 1 for SPI0. V/O SWO — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ F5 52 22 PU V/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. R — Reserved. V/O I/O SWCLK — Serial Wire Clock. This is the default function after booting. V/O SWDIO/ G5 53 PU V/O PIO0_17 — General-purpose digital input/output pin. After booting, this							I	R — Reserved.
I/O SPI0_SSEL0 — Slave Select 0 for SPI0. O SCT0_OUT5 — SCT0 output 5. PVM output 5. O CT32B2_MAT1 — 32-bit CT32B2 match output 1. I R — Reserved. PIO0_15/TDO G6 50 I2 PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SWO — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ F5 52 PIO0_16 General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U_1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWCLK — Serial Wire Clock. This is the default function after booting.	PIO0_14/TC	K	F6	49	[2]	PU	I/O	PIO0_14 — General-purpose digital input/output pin.
SWDIO/ F5 53 2 PIO PIO 10 SCT0_OUT5 - SCT0 output 5. PWM output 5. O CT32B2_MAT1 - 32-bit CT32B2 match output 1. R Reserved. PIO0_15/TDO G6 50 12 PU I/O PIO0_15 - General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 - Slave Select 1 for SPI0. I/O SPI0_SSEL1 - Slave Select 1 for SPI0. I/O SWO - Serial wire trace output. O CT32B2_MAT2 - 32-bit CT32B2 match output 2. R Reserved. VI SWO - Serial wire trace output. O O CT32B2_MAT2 - 32-bit CT32B2 match output pin. After booting, this pin is connected to the SWCLK. VI PIO0_16 F00_16 - General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VI VI SPI0_SSEL2 - Slave Select 2 for SPI0. I U1_CTS - Clear To Send input for USART1. O CT32B3_MAT1 - 32-bit CT32B3 match output 1. R - Reserved. VI SWCLK - Serial Wire Clock. This is the default function after booting. SWDIO/ VI SWCLK - Serial Wire Clock. This is the default function after booting. this pin is connected to SWDIO. VIO SPI0_SSE								
SWDIO/ F5 53 22 PU VO PC0_15 — Clarabs_mAT1 — 32-bit CT32B2 match output 1. R — Reserved. PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). VO PIO_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). VO SPI0_SSEL1 — Slave Select 1 for SPI0. VO SPI0_SSEL1 — Slave Select 1 for SPI0. VO SWO — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. R R — Reserved. SWCLK/ F5 52 I2 PU VO PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VO SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. VO SWCLK — Serial Wire Clock. This is the default function after booting. VO PIO0_17 G5 53 I2 PU VO PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. VO SPI0_SSEL3 — Slave Select 3 for SPI0. VO SPI0_SSEL3 — Slave Select 3 for SPI0. VI_RTS — Request To Send output f							I/O	
PIO0_15/TDO G6 50 21 PU / PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). VI SPI0_SSEL1 — Slave Select 1 for SPI0. VO SPI0_SSEL1 — Slave Select 1 for SPI0. VO SW0 — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. R R Reserved. SW0LK/ PIO_16 General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. VIO_16 F0_SSEL2 — Slave Select 2 for SPI0. VI VI SW0_SSEL2 — Slave Select 2 for SPI0. VI VI SW0_SSEL2 — Slave Select 2 for SPI0. VI VI SW0_SSEL2 — Slave Select 2 for SPI0. VI VI SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ F3 S3 VI PIO_17 General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. SWDIO/ F3 S3 VI PIO_17 General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. VIO SPI0_SSEL3 — Slave Select 3 for SPI0. VIO SPI0_SSEL3 — Slave Select 3 for SPI0. VI							0	SCT0_OUT5 — SCT0 output 5. PWM output 5.
PIO0_15/TDO G6 50 I2 PU I/O PIO0_15 — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). I/O SPI0_SSEL1 — Slave Select 1 for SPI0. I/O SWO — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ PIO0_16 F5 52 I2 PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. SWDIO/ PIO0_17 G5 53 I2 PU I/O PIO_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. SWDIO/ PIO0_17 G5 53 I2 PU I/O PIO_SEL3 — Slave Select 3 for SPI0. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. I/O II_R — Reserved. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. II II_R — Reserved. I/O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved. <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>CT32B2_MAT1 — 32-bit CT32B2 match output 1.</td>							0	CT32B2_MAT1 — 32-bit CT32B2 match output 1.
SWCLK/ F5 52 [2] PU I/O SPI0_SSEL1 — Slave Select 1 for SPI0. SWCLK/ F5 52 [2] PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. SWCLK/ F5 52 [2] PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWDIO/ G5 53 [2] PU I/O PIO_17 General-purpose digital input/output pin. After booting. I/O VIO_17 G5 53 [2] PU I/O VIO_17 G5 53 [2] PU I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved. I R — Reserved. I <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td></td>							I	
SWCLK/ F5 52 12 PU I/O SPI0_SSEL1 — Slave Select 1 for SPI0. IVO SWO — Serial wire trace output. O CT32B2_MAT2 — 32-bit CT32B2 match output 2. I R — Reserved. SWCLK/ F5 52 12 PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ G5 53 I2 PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. FIO0_17 G5 F3 I2 PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. I/O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.	PIO0_15/TD	5/TDO		50	[2]	PU	I/O	
Image: Ward Stress of the symbol of the s								
SWCLK/ F5 52 I/2 PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. PIO0_16 F5 52 I/2 PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I/O U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. VI SWDIO/ G5 53 I/2 PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. SWDIO/ G5 53 I/2 PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.								
SWCLK/ F5 52 I2 PLO_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. PIO0_16 F5 52 I2 PU I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ F100_17 G5 53 I2 PU I/O PIO_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. PIO0_17 G5 53 I2 PU I/O PIO_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.								
SWCLK/ PIO0_16 F5 52 I2 PU I/O PIO0_16 — General-purpose digital input/output pin. After booting, this pin is connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ PIO0_17 G5 53 I2 PU I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWCLK — Serial Wire Clock. This is the default function after booting. I/O SWDLO/ PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							0	
PIO0_16 Image: Second connected to the SWCLK. I/O SPI0_SSEL2 — Slave Select 2 for SPI0. I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ G5 53 Image: Project and the symptote and the symptot and the symptot and the symptot and the symptot and the							I	
I U1_CTS — Clear To Send input for USART1. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ PIO0_17 G5 53 I2 PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.	SWCLK/ PIO0_16		F5	52	[2]	PU	I/O	
WDIO/ PIO0_17 G5 53 I PIO0_17 PIO0_SPIO_SEL3 — Slave Select 3 for SPI0. O CT32B3_MAT1 — 32-bit CT32B3 match output 1. I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ PIO0_17 G5 G5 O CT32B3_MAT1 — 32-bit CT32B3 match output pin. After booting. I/O SWCLK — Serial Wire Clock. This is the default function after booting. VI PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							I/O	SPI0_SSEL2 — Slave Select 2 for SPI0.
I R — Reserved. I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO/ PIO0_17 G5 53 I PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							I	U1_CTS — Clear To Send input for USART1.
SWDIO/ G5 53 I/O SWCLK — Serial Wire Clock. This is the default function after booting. SWDIO_17 G5 53 I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. PIO0_17 G5 53 I/O PIO0_SSEL3 — Slave Select 3 for SPIO. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved. I R — Reserved.							0	CT32B3_MAT1 — 32-bit CT32B3 match output 1.
SWDIO/ G5 53 I PU I/O PIO0_17 — General-purpose digital input/output pin. After booting, this pin is connected to SWDIO. PIO0_17 I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							I	R — Reserved.
PIO0_17 image: connected to SWDIO. I/O SPI0_SSEL3 — Slave Select 3 for SPI0. O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							I/O	SWCLK — Serial Wire Clock. This is the default function after booting.
 O U1_RTS — Request To Send output for USART1. O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved. 	SWDIO/ PIO0_17		G5	53	[2]	PU	I/O	
O CT32B3_MAT2 — 32-bit CT32B3 match output 2. I R — Reserved.							I/O	SPI0_SSEL3 — Slave Select 3 for SPI0.
I R — Reserved.							0	U1_RTS — Request To Send output for USART1.
							0	CT32B3_MAT2 — 32-bit CT32B3 match output 2.
I/O SWDIO — Serial Wire Debug I/O. This is the default function after booting.							I	R — Reserved.
							I/O	SWDIO — Serial Wire Debug I/O. This is the default function after booting.

Table 4.	Pin c	lesci	riptio	n	.conti	nued	
Symbol		WLCSP49	LQFP64		Reset state [1]	Type ^[6]	Description
PIO0_18/T	RST	G4	58	[2]	PU	I/O	<u>PIO0_</u>18 — General-purpose digital input/output pin. In boundary scan mode: TRST (Test Reset).
	Symbol F						
						0	SCT0_OUT0 — SCT0 output 0. PWM output 0.
						0	CT32B0_MAT0 — 32-bit CT32B0 match output 0.
						I	R — Reserved.
PIO0_19/T	DI	G3	59	[2]	PU	I/O	PIO0_19 — General-purpose digital input/output pin. In boundary scan mode: TDI (Test Data In).
						I/O	U3_SCLK — USART3 clock in synchronous USART mode.
						0	SCT0_OUT1 — SCT0 output 1. PWM output 1.
						0	CT32B0_MAT1 — 32-bit CT32B0 match output 1.
						I	R — Reserved.
PIO0_20/T	MS	F3	60	[2]	PU	I/O	PIO0_20 — General-purpose digital input/output pin. In boundary scan mode: TMS (Test Mode Select).
						I	U3_RXD — Receiver input for USART3.
						I/O	U0_SCLK — USART0 clock in synchronous USART mode.
						I	CT32B3_CAP0 — 32-bit CT32B3 capture input 0.
						I	R — Reserved.
PIO0_21		E3	61	[2]	PU	I/O	PIO0_21 — General-purpose digital input/output pin.
						0	CLKOUT — Clock output pin.
						0	U0_TXD — Transmitter output for USART0.
						0	CT32B3_MAT0 — 32-bit CT32B3 match output 0.
						I	R — Reserved.
PIO0_22		G2	63	[2]	PU	I/O	PIO0_22 — General-purpose digital input/output pin.
						I	CLKIN — Clock input.
						I	U0_RXD — Receiver input for USART0.
						0	CT32B3_MAT3 — 32-bit CT32B3 match output 3.
						I	R — Reserved.
PIO0_23		F2	1	[3]	Z	I/O	
						I/O	
						I	
						I	
						I	R — Reserved.

Table 4.	Pin d	esci	ιμιιο	II	conti	riuea	
Symbol		WLCSP49	LQFP64		Reset state [1]	Type [6]	Description
PIO1_3/ ADC0_6		B2	17	<u>[4]</u>	PU	I/O; Al	PIO1_3/ADC0_6 — General-purpose digital input/output pin (default). ADC input channel 6 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
						-	R — Reserved.
						I/O	SPI1_SSEL2 — Slave Select 2 for SPI1.
						0	SCT0_OUT6 — SCT0 output 6.
						I	R — Reserved.
						I/O	SPI0_SCK — Serial clock for SPI0.
						I	CT32B0_CAP1 — 32-bit CT32B0 capture input 1.
PIO1_4/ ADC0_7		A2	18	<u>[4]</u>	PU	I/O; AI	PIO1_4/ADC0_7 — General-purpose digital input/output pin (default). ADC input channel 7 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
						-	R — Reserved.
						I/O	SPI1_SSEL1 — Slave Select 1 for SPI1.
						0	SCT0_OUT7 — SCT0 output 7.
						I	R — Reserved.
						I/O	SPI0_MISO — Master In Slave Out for SPI0.
						0	CT32B0_MAT1 — 32-bit CT32B0 match output 1.
PIO1_5/ ADC0_8		B3	19	<u>[4]</u>	PU	I/O; AI	PIO1_5/ADC0_8 — General-purpose digital input/output pin (default). ADC input channel 8 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
						-	R — Reserved.
						I/O	SPI1_SSEL0 — Slave Select 0 for SPI1.
						I	CT32B1_CAP0 — 32-bit CT32B1 capture input 0.
						I	R — Reserved.
						0	CT32B1_MAT3 — 32-bit CT32B1 match output 3.
						I	R — Reserved.
PIO1_6/ ADC0_9		A5	26	<u>[4]</u>	PU	I/O; AI	PIO1_6/ADC0_9 — General-purpose digital input/output pin (default). ADC input channel 9 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
						-	R — Reserved.
						I/O	SPI1_SCK — Serial clock for SPI1.
						I	CT32B1_CAP2 — 32-bit CT32B1 capture input 2.
						-	R — Reserved.
						0	CT32B1_MAT2 — 32-bit CT32B1 match output 2.
						I	R — Reserved.

Table 4.	Pin d	iesci	ιρτιο		.com	nuea	
Symbol		WLCSP49	LQFP64		Reset state [1]	Type <u>[6]</u>	Description
PIO1_7/ ADC0_10		B5	27	<u>[4]</u>	PU	I/O; AI	PIO1_7/ADC0_10 — General-purpose digital input/output pin (default). ADC input channel 10 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
						-	R — Reserved.
						I/O	SPI1_MOSI — Master Out Slave in for SPI1.
						0	CT32B1_MAT2 — 32-bit CT32B1 match output 2.
						-	R — Reserved.
						I	CT32B1_CAP2 — 32-bit CT32B1 capture input 2.
						I	R — Reserved.
						PIO1_8/ADC0_11 — General-purpose digital input/output pin (default). ADC input channel 11 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.	
						-	R — Reserved.
						I/O	SPI1_MISO — Master In Slave Out for SPI1.
						0	CT32B1_MAT3 — 32-bit CT32B1 match output 3.
						I	R — Reserved.
						I	CT32B1_CAP3 — 32-bit CT32B1 capture input 3.
						I	R — Reserved.
PIO1_9		-	29	[2]	PU	I/O	PIO1_9 — General-purpose digital input/output pin.
						I	R — Reserved.
						I/O	SPI0_MOSI — Master Out Slave In for SPI0.
						I	CT32B0_CAP2 — 32-bit CT32B0 capture input 2.
PIO1_10		-	30	[2]	PU	I/O	PIO1_10 — General-purpose digital input/output pin.
						I	R — Reserved.
						0	U1_TXD — Transmitter output for USART1.
						0	SCT0_OUT4 — SCT0 output 4.
PIO1_11		-	42	[2]	PU	I/O	PIO1_11 — General-purpose digital input/output pin.
						I	R — Reserved.
						0	U1_RTS — Request To Send output for USART1.
						I	CT32B1_CAP0 — 32-bit CT32B1 capture input 0.
PIO1_12		-	51	[2]	PU	I/O	PIO1_12 — General-purpose digital input/output pin.
						I	R — Reserved.
						I	U3_RXD — Receiver input for USART3.
						0	CT32B1_MAT0 — 32-bit CT32B1 match output 0.
						I/O	SPI1_SCK — Serial clock for SPI1.
PIO1_13		-	54	[2]	PU	I/O	PIO1_13 — General-purpose digital input/output pin.
						1	R — Reserved.
						0	U3_TXD — Transmitter output for USART3.
						0	CT32B1_MAT1 — 32-bit CT32B1 match output 1.
						I/O	SPI1_MOSI — Master Out Slave In for SPI1.

- Pattern match engine:
 - Up to eight pins can be selected from all digital pins on ports 0 and 1 to contribute to a boolean expression. The boolean expression consists of specified levels and/or transitions on various combinations of these pins.
 - Each bit slice minterm (product term) comprising of the specified boolean expression can generate its own, dedicated interrupt request.
 - Any occurrence of a pattern match can also be programmed to generate an RXEV notification to the CPU. The RXEV signal can be connected to a pin.
 - Pattern match can be used in conjunction with software to create complex state machines based on pin inputs.
 - Pattern match engine facilities wake-up only from active and sleep modes.

7.15 AHB peripherals

7.15.1 DMA controller

The DMA controller allows peripheral-to memory, memory-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional DMA transfers for a single source and destination.

7.15.1.1 Features

- 22 channels, 21 of which are connected to peripheral DMA requests. These come from the USART, SPI, and I²C peripherals. One spare channels has no DMA request connected, and can be used for functions such as memory-to-memory moves.
- DMA operations can be triggered by on- or off-chip events. Each DMA channel can select one trigger input from 20 sources. Trigger sources include ADC interrupts, Timer interrupts, pin interrupts, and the SCT DMA request lines.
- Priority is user selectable for each channel.
- Continuous priority arbitration.
- Address cache.
- Efficient use of data bus.
- Supports single transfers up to 1,024 words.
- Address increment options allow packing and/or unpacking data.

7.16 Digital serial peripherals

7.16.1 USART

7.16.1.1 Features

- Synchronous mode with master or slave operation. Includes data phase selection and continuous clock option.
- Maximum bit rates of 6.25 Mbit/s in asynchronous mode.
- Maximum supported bit rate of 24 Mbit/s for USART master and slave synchronous modes.
- 7, 8, or 9 data bits and 1 or 2 stop bits.

7.18.2.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs, interrupts, and the SCT states.
 - Match register 0 can be used as an automatic limit.
 - In bi-directional mode, events can be enabled based on the count direction.
 - Match events can be held until another qualifying event occurs.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:
 - 8 inputs (6 GPIO pins, ADC0_THCMP_IRQ, DEBUG_HALTED)
 - up to 8 outputs
 - 13 match/capture registers
 - 13 events
 - 13 states
- PWM capabilities including dead time and emergency abort functions

7.18.3 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.18.3.1 Features

- Internally resets chip if not reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time-out period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Programmable 24-bit timer with internal fixed pre-scaler.
- Selectable time period from 1,024 watchdog clocks ($T_{WDCLK} \times 256 \times 4$) to over 67 million watchdog clocks ($T_{WDCLK} \times 2^{24} \times 4$) in increments of 4 watchdog clocks.
- "Safe" watchdog operation. Once enabled, requires a hardware reset or a Watchdog reset to be disabled.
- Incorrect feed sequence causes immediate watchdog event if enabled.
- The watchdog reload value can optionally be protected such that it can only be changed after the "warning interrupt" time is reached.
- Flag to indicate Watchdog reset.
- The Watchdog clock (WDCLK) source is the fixed 500 kHz clock (+/- 40%) provided by the low-power watchdog oscillator.
- The Watchdog timer can be configured to run in deep sleep or power down mode.

Product data sheet

- Burst conversion mode for single or multiple inputs.
- Synchronous or asynchronous operation. Asynchronous operation maximizes flexibility in choosing the ADC clock frequency, Synchronous mode minimizes trigger latency and can eliminate uncertainty and jitter in response to a trigger.

7.20 System control

7.20.1 Clock sources

The LPC5410x supports two external and three internal clock sources:

- The Internal RC (IRC).
- Watchdog oscillator (WDOSC).
- External clock source from the digital I/O pin CLKIN.
- External RTC 32 KHz clock.
- Output of the system PLL.

7.20.1.1 Internal RC oscillator (IRC)

The IRC can be used as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz.

Upon power-up or any chip reset, the LPC5410x uses the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.20.1.2 Watchdog oscillator (WDOSC)

The watchdog oscillator is a low-power internal oscillator. The WDOSC can be used to provide a clock to the WWDT and to the entire chip. The nominal output frequency is 500 kHz.

7.20.1.3 Clock input pin (CLKIN)


An external square-wave clock source (up to 25 MHz) can be supplied on the digital I/O pin CLKIN.

7.20.2 System PLL

The system PLL accepts an input clock frequency in the range of 32 kHz to 12 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO).

The PLL can be enabled or disabled by software.





7.20.4 Power control

The LPC5410x support a variety of power control features. In Active mode, when the chip is running, power and clocks to selected peripherals can be optimized for power consumption. In addition, there are four special modes of processor power reduction with different peripherals running: Sleep mode, deep sleep mode, power down mode, and deep power-down mode, activated by the power mode configure API.

- [8] An ADC input voltage above 3.6 V can be applied for a short time without leading to immediate, unrecoverable failure. Accumulated exposure to elevated voltages at 4.6 V must be less than 10⁶ s total over the lifetime of the device. Applying an elevated voltage to the ADC inputs for a long time affects the reliability of the device and reduces its lifetime.
- [9] It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin.
- [10] Dependent on package type.

10. Static characteristics

10.1 General operating conditions

Table 9. General operating conditions

 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{clk}	clock frequency	internal CPU/system clock		-	-	100	MHz
V _{DD}	supply voltage (core and external rail)			1.62	-	3.6	V
V _{DDA}	analog supply voltage		[1]	1.62	-	3.6	V
V _{refp}	ADC positive reference voltage	$V_{DDA} \ge 2 V$	[2]	2.0	-	V _{DDA}	V
		V _{DDA} < 2 V		V _{DDA}	-	V _{DDA}	V
RTC osci	llator pins		<u>+</u>		ŧ		
V _{i(rtcx)}	32 kHz oscillator input voltage	on pin RTCXIN		-0.5	-	+3.6	V
V _{o(rtcx)}	32 kHz oscillator output voltage	on pin RTCXOUT		-0.5	-	+3.6	V

[1] The V_{DD} voltage must be equal or lower than the voltage level on V_{DDA} .

[2] The V_{refp} voltage must not exceed the voltage level on V_{DDA} .

10.2 CoreMark data

Table 10. CoreMark score

 $T_{amb} = 25 \,^{\circ}C, V_{DD} = 3.3V$

Parameter	Conditions		Тур	Unit	
ParameterConditionsTypUnitARM Cortex-M4 in active mode; ARM Cortex-M0+ in sleep modeCoreMark scoreCoreMark code executed from SRAM; CCLK = 12 MHz[1][3][4][5]2.6(Iterations/s) / MHzCCLK = 48 MHz[2][3][4][5]2.6(Iterations/s) / MHzCCLK = 48 MHz[2][3][4][5]2.6(Iterations/s) / MHzCCLK = 100 MHz[2][3][4][5]2.6(Iterations/s) / MHzCoreMark scoreCoreMark code executed from flash; CCLK = 12 MHz; 1 system clock flash access time.[1][3][4][6]2.6(Iterations/s) / MHzCOLK = 48 MHz; 3 system clock flash access time.[1][3][4][6]2.6(Iterations/s) / MHzCCLK = 48 MHz; 3 system clock flash access time.[2][3][4][6]2.4(Iterations/s) / MHzCCLK = 84 MHz; 5 system clock flash access time.[2][3][4][6]2.3(Iterations/s) / MHzCCLK = 100 MHz; 6 system clock flash access time.[2][3][4][6]2.2(Iterations/s) / MHz					
CoreMark score	CoreMark code executed from SRAM;				
	CCLK = 12 MHz	[1][3][4][5]	2.6	(Iterations/s) / MHz	
	CCLK = 48 MHz	[2][3][4][5]	2.6	(Iterations/s) / MHz	
	CCLK = 84 MHz	[2][3][4][5]	2.6	(Iterations/s) / MHz	
	CCLK = 100 MHz	[2][3][4][5]	2.6	(Iterations/s) / MHz	
CoreMark score	CoreMark code executed from flash;				
	-	[1][3][4][6]	2.6	(Iterations/s) / MHz	
		[2][3][4][6]	2.4	(Iterations/s) / MHz	
		[2][3][4][6]	2.3	(Iterations/s) / MHz	
	CCLK = 100 MHz; 6 system clock flash access time.	[2][3][4][6]	2.2	(Iterations/s) / MHz	

[1] Clock source 12 MHz IRC. PLL disabled.

[2] Clock source 12 MHz IRC. PLL enabled.

[3] Characterized through bench measurements using typical samples.

[4] Compiler settings: Keil µVision v.5.12, optimization level 3, optimized for time on.

Product data sheet

10.3 Power consumption

Power measurements in Active, sleep, deep sleep, and power down modes were performed under the following conditions:

- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIO DIR register.
- Write 1 to the GPIO CLR register to drive the outputs LOW.
- All peripherals disabled.

Table 11.	Static characteristics: Power consumption in active and sleep modes
$T_{amb} = -40$) °C to +105 °C, unless otherwise specified.1.62 V \leq V _{DD} \leq 3.6 V.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
ARM Corte	x-M0+ in active mod	de; ARM Cortex-M4 in sleep mode	1		I		I
I _{DD}	supply current	CoreMark code executed from SRAM; flash powered down					
		CCLK = 12 MHz	<u>[2][4][6]</u>	-	1.2	-	mA
		CCLK = 48 MHz	[3][4][6]	-	3.0	-	mA
		CCLK = 84 MHz	[3][4][6]	-	4.5	-	mA
		CCLK = 100 MHz	[3][4][6]	-	5.5	-	mA
I _{DD}	supply current	CoreMark code executed from flash;					
		CCLK = 12 MHz; 1 system clock flash access time.	[2][4][6]	-	1.5	-	mA
		CCLK = 48 MHz; 3 system clock flash access time.	[3][4][6]	-	3.6	-	mA
		CCLK = 84 MHz; 6 system clock flash access time.	<u>[3][4][6]</u>	-	5.4	-	mA
		CCLK = 100 MHz; 7 system clock flash access time.	<u>[3][4][6]</u>	-	6.6	-	mA
I _{DD}	supply current	Calculating Fibonacci numbers executed from flash;					
		CCLK = 12 MHz	[2][4][5]	-	1.5	-	mA
		CCLK = 84 MHz	[3][4][5]	-	6.2	-	mA
		CCLK = 96 MHz	[3][4][5]	-	7.2	-	mA

- [2] The wake-up time measured is the time between when a GPIO input pin is triggered to wake the device up from the low power modes and from when a GPIO output pin is set in the interrupt service routine (ISR) wake-up handler. Measurements are based on using the power library provided in the LPC5410x LPCOpen software platform version v.3.04.
- [3] IRC enabled, all peripherals off.
- [4] RTC disabled. Wake-up from deep power-down causes the part to go through entire reset process. The wake-up time measured is the time between when the RESET pin is triggered to wake the device up and when a GPIO output pin is set in the reset handler.

11.10 SPI interfaces

The actual SPI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPI master mode is 48 Mbit/s, and the maximum supported bit rate for SPI slave mode is 21 Mbit/s.

Table 27. SPI dynamic characteristics^[1]

 $T_{amb} = -40 \ \text{C}$ to 105 $\ \text{C}$; $C_L = 30 \ \text{pF}$ balanced loading on all pins; SLEW = standard mode. Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Max	Unit
SPI mas	ster $1.62V \le VDD \le 2.0 V$	1		I	I
t _{DS}	data set-up time	CCLK = 1 MHz to 12 MHz	0	-	ns
		CCLK = 48 MHz to 60 MHz	0	-	ns
		CCLK = 96 MHz	0	-	ns
t _{DH}	data hold time	CCLK = 1 MHz to 12 MHz	14	-	ns
.011		CCLK = 48 MHz to 60 MHz	12	-	ns
		CCLK = 96 MHz	9	-	ns
t _{v(Q)}	data output valid time	CCLK = 1 MHz to 12 MHz	0	7	ns
		CCLK = 48 MHz to 60 MHz	0	2	ns
		CCLK = 96 MHz	0	2	ns
SPI slav	/e 1.62V \leq VDD \leq 2.0 V				i
t _{DS}	data set-up time	CCLK = 1 MHz to 12 MHz	22	-	ns
20		CCLK = 48 MHz to 60 MHz	4	-	ns
		CCLK = 96 MHz	4	-	ns
t _{DH}	data hold time	CCLK = 1 MHz to 12 MHz	0	-	ns
		CCLK = 48 MHz to 60 MHz	0	-	ns
		CCLK = 96 MHz	0	-	ns
t _{v(Q)}	data output valid time	CCLK = 1 MHz to 12 MHz	46	70	ns
		CCLK = 48 MHz to 60 MHz	30	37	ns
		CCLK = 96 MHz	30	36	ns
SPI mas	ster 2.7 V \leq VDD \leq 3.6 V	1			
t _{DS}	data set-up time	CCLK = 1 MHz to 12 MHz	0	-	ns
		CCLK = 48 MHz to 60 MHz	0	-	ns
		CCLK = 96 MHz	0	-	ns
t _{DH}	data hold time	CCLK = 1 MHz to 12 MHz	10	-	ns
		CCLK = 48 MHz to 60 MHz	8	-	ns
		CCLK = 96 MHz	7	-	ns
t _{v(Q)}	data output valid time	CCLK = 1 MHz to 12 MHz	0	6	ns
		CCLK = 48 MHz to 60 MHz	0	1	ns
		CCLK = 96 MHz	0	1	ns
SPI slav	ve 2.7V \leq VDD \leq 3.6 V			i	I.
t _{DS}	data set-up time	CCLK = 1 MHz to 12 MHz	21	-	ns
		CCLK = 48 MHz to 60 MHz	4	-	ns
		CCLK = 96 MHz	3	-	ns

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
ADC inp	uts ADC_11 to A	DC_6 (slow channels); ADC	resolutio	n = 10	bit		
t _s	sampling time	Z _o < 0.05 kΩ	[3]	35	-	-	ns
		$0.05 \text{ k}\Omega \leq Z_o < 0.1 \text{ k}\Omega$		38	-	-	ns
		$0.1 \text{ k}\Omega \leq Z_0 < 0.2 \text{ k}\Omega$		40	-	-	ns
		$0.2 \text{ k}\Omega \leq Z_o < 0.5 \text{ k}\Omega$		46	-	-	ns
		$0.5 \text{ k}\Omega \le Z_o \le 1 \text{ k}\Omega$		61	-	-	ns
		$1 \text{ k}\Omega \le Z_0 \le 5 \text{ k}\Omega$		86	-	-	ns
ADC inp	uts ADC_11 to A	DC_6 (slow channels); ADC	resolutio	n = 8 b	oit		
t _s	sampling time	Z _o < 0.05 kΩ	[3]	27	-	-	ns
		$0.05 \text{ k}\Omega \leq Z_o < 0.1 \text{ k}\Omega$		29	-	-	ns
		$0.1 \text{ k}\Omega \leq Z_o < 0.2 \text{ k}\Omega$		32	-	-	ns
		$0.2 \text{ k}\Omega \leq Z_o < 0.5 \text{ k}\Omega$		36	-	-	ns
		$0.5 \text{ k}\Omega \le Z_o \le 1 \text{ k}\Omega$		48	-	-	ns
		$1 \text{ k}\Omega \le Z_0 \le 5 \text{ k}\Omega$		69	-	-	ns
ADC inp	uts ADC_11 to A	DC_6 (slow channels); ADC	resolutio	n = 6 b	oit		
t _s	sampling time	Z _o < 0.05 kΩ	[3]	20	-	-	ns
		$0.05 \text{ k}\Omega \leq Z_o < 0.1 \text{ k}\Omega$		22	-	-	ns
		$0.1 \text{ k}\Omega \leq Z_o < 0.2 \text{ k}\Omega$		23	-	-	ns
		$0.2 \text{ k}\Omega \leq \text{Z}_{\text{o}} < 0.5 \text{ k}\Omega$		26	-	-	ns
		$0.5 \text{ k}\Omega \le Z_o \le 1 \text{ k}\Omega$		36	-	-	ns
		$1 \text{ k}\Omega \le Z_o < 5 \text{ k}\Omega$		51	-	-	ns

Table 32. ADC sampling times^[1] ...continued

-40 °C \leq T_{amb} \leq 85 °C; 1.62 V \leq V_{DDA} \leq 3.6 V; 1.62 V \leq V_{DD} \leq 3.6 V

[1] Characterized through simulation. Not tested in production.


[2] The ADC default sampling time is 2.5 ADC clock cycles. To match a given analog source output impedance, the sampling time can be extended by adding up to seven ADC clock cycles for a maximum sampling time of 9.5 ADC clock cycles. See the TSAMP bits in the ADC CTRL register.

[3] Z_o = analog source output impedance.

12.2.1 ADC input impedance


Figure 25 shows the ADC input impedance. In this figure:

- ADCx represents slow ADC input channels 6 to 11.
- ADCy represents fast ADC input channels 0 to 5.
- R₁ and R_{sw} are the switch-on resistance on the ADC input channel.
- If fast channels (ADC inputs 0 to 5) are selected, the ADC input signal goes through R_{sw} to the sampling capacitor (C_{ia}).
- If slow channels (ADC inputs 6 to 11) are selected, the ADC input signal goes through R₁ + R_{sw} to the sampling capacitor (C_{ia}).
- Typical values, $R_1 = 487 \Omega$, $R_{sw} = 278 \Omega$
- See Table 16 for C_{io}.
- See <u>Table 31</u> for C_{ia}.



LPC5410x

15. Soldering



Product data sheet

Document ID	Release date Data sheet status Change notice Supersedes
Modification:	 Updated Table 18 "Flash characteristics": For N_{endu} conditions, removed the row with page erase/program; page in small sector 10000 and removed the word large so that it is "page erase/program;page in a sector". Updated Section 7.16.1 "USART" features: changed maximum bit rates to 6.25 Mbit/s in asynchronous mode.
LPC5410x v2.2	20151222 Product data sheet 201512007I LPC5410x v2.1
Modification:	Updated Section 11.6 "IRC", Table 23 "Dynamic characteristic: IRC oscillator" for IRC frequency tolerance improvement over temperature.
	 Added boot code version and device revision. See Section 4 "Marking". Added the abbreviation ISP to the Remark: This pin is also used to force In-System Programming mode (ISP) after device reset. See the LPC5410x User Manual (Boot Process chapter) for details to PIO0_31. See Table 4 "Pin description". Removed 164 uA PLL spec in peripheral power consumption table, Table 15 "Typical AUD (ADD assistant assure consumption (MARC)".
	 AHB/APB peripheral power consumption[3][4][5]". Added Table 21 "PLL lock times and current".
	 Updated Figure 10 "Deep sleep mode: Typical supply current IDD versus temperature for different supply voltages VDD", Figure 11 "Power down mode: Typical supply current IDD versus temperature for different supply voltages VDD", and Figure 12 "Deep power-down mode: Typical supply current IDD versus temperature for different supply voltages VDD".
	 Updated Table 12 "Static characteristics: Power consumption in deep sleep, power down, and deep power-down modes": added max values to Deep sleep mode at 25 °C and 105 °C, Power down mode at 25 °C and 105 °C. Changed typ and max values for Deep power-down mode RTC oscillator input grounded (RTC oscillator disabled) at 25 °C; was: typ = 84 nA, max = 240 nA; now: typ = 160 nA, max = 340 nA.
	 Updated Table 13 "Static characteristics: Power consumption in deep sleep, power down, and deep power-down modes": added max values to Deep sleep mode at 25 °C and 105 °C, Power down mode at 25 °C and 105 °C. Changed typ and max values for Deep power-down mode RTC oscillator input grounded (RTC oscillator disabled) at 25 °C; was: typ = 135 nA, max = 470 nA; now: typ = 200 nA, max = 570 nA.
	 Updated Table 7 "Limiting values"; VESD, electrostatic discharge voltage, human body model; all pins value to 4000 V; was 5000 V.
	• Updated Table 31 "12-bit ADC static characteristics": ED differential linearity error, VDDA = VREFP = 1.62 V and 3.6 V, typ value ± 3 and ± 2 ; EL _(adj) integral non-linearity, VDDA = VREFP = 1.62 V, typ value ± 5 ; V _{err(FS)} full-scale error voltage VDDA = VREFP = 1.62 V and 3.6 V, typ value to ± 3
LPC5410x v2.1	20150701 Product data sheet - LPC5410x v2.0
Modification:	 Updated Figure 3 "LPC5410x Block diagram". Corrected Sync APB bridge to Async APB bridge. Updated external clock input for clock frequencies of up to 24 MHz to 25 MHz in Section 2 "Features and benefits". Updated Table 12 "Static characteristics: Power consumption in deep sleep, power down, and deep power-down modes". Fixed the unit of the max value from nA to μA for IDD in deep

Table 36. Revision history ...continued

11.5	System PLL	59
11.6	IRC	60
11.7	RTC oscillator	60
11.8	Watchdog oscillator	61
11.9	l ² C-bus	61
11.10	SPI interfaces	63
11.11	USART interface	66
11.12	SCTimer/PWM output timing	67
12	Analog characteristics	68
12.1	BOD	68
12.2	12-bit ADC characteristics	69
12.2.1	ADC input impedance	73
13	Application information	74
13.1	Start-up behavior	74
13.2	Standard I/O pin configuration	75
13.3	Connecting power, clocks, and debug	
	functions	
13.4	I/O power consumption	
13.5	RTC oscillator	77
13.5.1	RTC Printed Circuit Board (PCB) design	70
	guidelines	78
14	Package outline	79
15	Soldering	81
16	Abbreviations	83
17	References	83
18	Revision history	84
19	Legal information	87
19.1	Data sheet status	87
19.2	Definitions	87
19.3	Disclaimers	87
19.4	Trademarks	88
20	Contact information	88
21	Contents	89

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 January 2018 Document identifier: LPC5410x

All rights reserved.