



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	PWM, WDT
Number of I/O	88
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 15x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f5nc8avu-qip-e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■Timers

- Timer 0: 16-bit timer/counter with a capture register
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) ×2 channels
 - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
 - + 8-bit counter (with an 8-bit capture register)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle output
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter(with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also from the lower-order 8-bits)

- Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes.

■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz).
- 2) Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO2: 8 bit synchronous serial interface
 - 1) LSB first mode
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 32 bytes)

■UART: 2 channels

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bit in continuous transmission mode)
- Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)
- AD Converter: 8 bits \times 15 channels
- ■PWM: Multifrequency 12-bit PWM × 4 channels
- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - 1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
 - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

■Interrupts

- 29 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer0/base timer1
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 2048 levels maximum (the stack is allocated in RAM)
- High-speed Multiplication/Division Instructions
 - 16-bits × 8-bits (5 tCYC execution time)
 - 24-bits × 16-bits (12 tCYC execution time)
 - 16-bits ÷ 8-bits (8 tCYC execution time)
 - 24-bits ÷ 16-bits (12 tCYC execution time)

■Oscillation Circuits

• RC oscillation circuit (internal) : For system clock

CF oscillation circuit
 Crystal oscillation circuit
 For system clock, with internal Rf
 For low-speed system clock

• Multifrequency RC oscillation circuit (internal) : For system clock

■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 250ns, 500ns, 1.0 μ s, 2.0 μ s, 4.0 μ s, 8.0 μ s, 16.0 μ s, 32.0 μ s, and 64.0 μ s (at a main clock rate of 12MHz).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) Setting at least one of the INTO, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are four ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit

■On-chip Debugger Function

• Permits software debugging with the test device installed on the target board.

■Package Form

• QIP100E (14 × 20): "Lead-free type"

■Development Tools

• Evaluation (EVA) chip : LC87EV690

• Emulator : EVA62S + ECB876600D + SUB875C00 + POD100QFP

ICE-B877300 + SUB875C00 + POD100QFP

• On-chip-debugger : TCB87-TypeB + LC87F5NC8A

■Programming Boards

Package	Programming boards
QIP100E (14×20)	W87F52256Q


■Flash ROM Programmer

Maker	Model	Support version(Note)	Device	
Flash Support Group, Inc. (Single)	AF9708/09/09B (including product of Ando Electric Co.,Ltd)	Revision : After Rev.02.73	LC87F76C8A	
Flash Support	AF9723(Main body) (including product of Ando Electric Co.,Ltd)	Revision : After Rev.02.29	LC87F5NC8A	
Group, Inc.(Gang)	AF9833(Unit) (including product of Ando Electric Co.,Ltd)	Revision : After Rev.01.88	LC8/F5INC8A	
Our company	SKK/SKK Type-B/SKK DBG Type-B (SANYO FWS)	Application Version: After 1.04 Chip Data Version: After2.10	LC87F5NC8A	


Package Dimensions

unit: mm (typ)

3151A



System Block Diagram



Pin Description

Pin Name	I/O			Desc	cription			Option	
	1/0	Dower ownsky ni		Desi	лриоп			No	
V _{SS} 1, V _{SS} 2	-	- Power supply pi	11					INO	
V _{SS} 3, V _{SS} 4	_	. Dower cumply n	in					No	
V _{DD} 1, V _{DD} 2	-	+ Power supply p	+ i owei suppiy piii						
V _{DD} 3, V _{DD} 4 Port 0	I/O	• 8-bit I/O port						Yes	
	- 1/0	I/O specifiable in	η Λ-hit unite					163	
P00 to P07		Pull-up resistor		and off in 4-bit	units				
		HOLD release in		rana on in 1 bit	unito				
		Port 0 interrupt in a service of the service o	-						
		Pin functions							
		P05: System clo	ock output						
		P06: Timer 6 to	· ·						
		P07: Timer 7 to							
Port 1	I/O	• 8-bit I/O port						Yes	
P10 to P17		I/O specifiable in	1-bit units						
1 10 10 11		Pull-up resistor	can be turned or	and off in 1-bit	units				
		Pin functions							
		P10: SIO0 data	output						
		P11: SIO0 data	input, bus I/O						
		P12: SIO0 clock	: I/O						
		P13: SIO1 data	output						
		P14: SIO1 data	input, bus I/O						
		P15: SIO1 clock	I/O						
		P16: Timer 1 P\	VML output						
		P17: Timer 1 P\	VMH output, Be	eper output					
Port 2	I/O	8-bit I/O port						Yes	
P20 to P27		I/O specifiable in							
		Pull-up resistor	can be turned or	n and off in 1-bit	units				
		Other functions							
		P20: INT4 input	•		•	apture input/			
			apture input/INT	=					
		P21 to P23: INT	*	eset input/timer	event input/tim	ier uL capture in	put		
			apture input	ut/timor 1 ayant	innut/timer ()	onturo input/			
		P24: INT5 input	apture input/INT						
		P25 to P27: INT		•			nut/		
			apture input	30t input inner	r event inputtin	ici de captaic in	pau		
		Interrupt acknow							
					Rising/				
			Rising	Falling	Falling	H level	L level		
	1	INT4	enable	enable	enable	disable	disable		
		INT5	enable	enable	enable	disable	disable		
		INT6	enable	enable	enable	disable	disable		
ı		INT7	enable	enable	enable	disable	disable		
Port 3	I/O	• 7-bit I/O port						Yes	
P30 to P36		I/O specifiable in	n 1-bit units						
	1	Pull-up resistor	can be turned or	and off in 1-bit	units				
		Pin functions	·						
		P30: PWM4 out	P30: PWM4 output						
		P31: PWM5 out	put						
		P32: UART1 tra	nsmit						
	1	P33: UART1 red	ceive						
		P34: UART2 tra	nsmit						
		P35: UART2 red	ceive						

Continued on next page.

Continued from preceding page.

Continued from pro Pin Name	I/O			Des	cription				Option	
Port 7	I/O	• 4-bit I/O port							No	
P70 to P73		I/O specifiable in	1-bit units							
		Pull-up resistor of	can be turned	on and off in 1-bi	t units					
		Other functions								
		P70: INT0 input/	HOLD release	input/Timer 0L o	apture input/Ou	tput for watchdo	g timer			
		P71: INT1 input/	HOLD release	input/Timer 0H	capture input					
		P72: INT2 input/	HOLD release	e input/Timer 0 ev	ent input/Timer	0L capture input				
		P73: INT3 input	with noise filte	er/Timer 0 event i	nput/Timer 0H c	apture input				
		Interrupt acknow	ledge type	1		T	1	1		
			Rising	Falling	Rising/	H level	L level			
					Falling					
		INT0	enable	enable	disable	enable	enable			
		INT1	enable	enable	disable	enable	enable			
		INT2	enable	enable	enable	disable	disable			
		INT3	enable	enable	enable	disable	disable			
		AD converter in	put port: AN8	(P70), AN9 (P71)						
Port 8	I/O	8-bit I/O port							No	
P80 to P87		I/O specifiable in	1-bit units							
		Other functions								
		P80 to P87: AD	converter inpu	it port						
Port A	I/O	6-bit I/O port							Yes	
PA0 to PA5		I/O specifiable in								
_		Pull-up resistor of	can be turned	on and off in 1-bi	tunits				Yes	
Port B	I/O	8-bit I/O port	·							
PB0 to PB7		•	I/O specifiable in 1-bit units							
		Pull-up resistor of	can be turned	on and off in 1-bi	tunits				Yes	
Port C	I/O	8-bit I/O port	·							
PC0 to PC7		I/O specifiable in								
		Pull-up resistor of the print from the print from the print of th	can be turned	on and off in 1-bi	units					
		• Pin functions	DO (DOE to DO	7). On ohin Doh						
Port E	I/O	8-bit I/O port	P2 (PC5 10 PC	7): On-chip Debu	igger				No	
	1/0	I/O specifiable in	2-hit unite						INO	
PE0 to PE7		Pull-up resistor of		on and off in 1-bi	t units					
Port F	I/O	• 8-bit I/O port		0.1 0.1 0.1 1.1 2.					No	
PF0 to PF7		I/O specifiable in	2-bit units							
FIOLOFIT		Pull-up resistor of		on and off in 1-bi	t units					
SIO2 Port	I/O	• 4-bit I/O port							No	
SI2P0 to SI2P3		I/O specifiable in	1-bit units							
2 .0 0121 0		Shared functions								
		SI2P0: SIO2 dat	a output							
		SI2P1: SIO2 dat	a input, bus in	put/output						
		SI2P2: SIO2 clo	ck input/outpu	t						
		SI2P3: SIO2 clo	ck output							
PWM0, PWM1	0	• PWM0, PWM1 o							No	
		General-purpose	e I/O available							
RES	I	Reset pin							No	
XT1	I	Input terminal fo	r 32.768kHz X	'tal oscillation					No	
		Shared functions	S:							
		AN10: AD conve	erter input port							
		General-purpose	e input port							
		Must be connec	ted to V _{DD} 1 if	not to be used.						
XT2	I/O	Output terminal	for 32.768kHz	X'tal oscillation					No	
		Shared functions	3:							
		AN11: AD conve	erter input port							
		General-purpose	e I/O port							
		Must be set for o	scillation and	kept open if not t	o be used.					
	1	Ceramic resonato							No	
CF1	<u> </u>	Ceramic resonato	r input pin						140	


Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
PA0 to PA5	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PE0 to PE7	-	No	CMOS	Programmable
PF0 to PF7	-	No	CMOS	Programmable
SI2P0, SI2P2 SI2P3	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input only	No
XT2		No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose No output mode)	No


Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



^{*1:} Make the following connection to minimize the noise input to the V_{DD1} pin and prolong the backup time. Be sure to electrically short the V_{SS1} , V_{SS2} , V_{SS3} and V_{SS4} pins.

(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

	_				1,000	, 33 .	Speci	fication	
	Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum Supply tage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3, V _{DD} 4	V_{DD} 1= V_{DD} 2= V_{DD} 3= V_{DD} 4		-0.3		+6.5	
Inp	ut voltage	V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	
Input/Output Voltage		V _{IO} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1,XT2			-0.3		V _{DD} +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 application pin.		-20			
		IOPH(3)	P71 to P73	Per 1 application pin.		-5			
	Average output current (Note1-1)	IOM(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-7.5			
ŧ		IOM(2)	PWM0, PWM1	Per 1 application pin.		-10			
ırren		IOM(3)	P71 to P73	Per 1 application pin.		-3			
ut cr	Total output	ΣΙΟΑΗ(1)	P71 to P73	Total of all applicable pins		-10			
High level output current	current	ΣΙΟΑΗ(2)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-25			mA
h le		ΣΙΟΑΗ(3)	Port 0	Total of all applicable pins		-25			
Hig		ΣΙΟΑΗ(4)	Port 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-45			
		ΣΙΟΑΗ(5)	Ports 2, 3, B	Total of all applicable pins		-25			
		ΣΙΟΑΗ(6)	Ports A, C	Total of all applicable pins		-25			
		ΣΙΟΑΗ(7)	Ports 2, 3, A, B, C	Total of all applicable pins		-45			
		ΣΙΟΑΗ(8)	Port F	Total of all applicable pins	<u>-</u>	-25			
		ΣΙΟΑΗ(9)	Ports 1, E	Total of all applicable pins	<u> </u>	-25			
		ΣΙΟΑΗ(10)	Ports 1, E, F	Total of all applicable pins		-45			

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions			Specif	fication	
Faiametei	Symbol	Filis/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Peak output current	IOPL(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				20	
	IOPL(2)	P00, P01	Per 1 application pin.				30	
	IOPL(3)	Ports 7, 8, XT2	Per 1 application pin.				10	
Average output current (Note1-1)	IOML(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				15	
ent	IOML(2)	P00, P01	Per 1 application pin.				20	
Total output current	IOML(3)	Ports 7, 8, XT2	Per 1 application pin.				7.5	
Total output	ΣIOAL(1)	Port 7, XT2	Total of all applicable pins				15	A
current	ΣIOAL(2)	Port 8	Total of all applicable pins				15	mA
v lev	ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				20	
Po	ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				45	
	ΣIOAL(5)	Port 0	Total of all applicable pins				45	
	ΣIOAL(6)	Port 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				80	
	ΣIOAL(7)	Ports 2, 3, B	Total of all applicable pins				45	
	ΣIOAL(8)	Ports A, C	Total of all applicable pins				45	
	ΣIOAL(9)	Ports 2, 3, A, B, C	Total of all applicable pins				80	
	ΣIOAL(10)	Port F	Total of all applicable pins				45	
	ΣIOAL(11)	Ports 1, E	Total of all applicable pins				45	
	ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins				80	
Maximum power dissipation	Pd max	QIP100E(14×20)	Ta=-40 to +85°C				320	mW
Operating ambient temperature	Topr				-40		+85	°C
Storage ambient temperature	Tstg				-55		+125	

Note 1-1: Average output current is average of current in 100ms interval.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Parameter	Symbol	Pins/Remarks	Conditions			<u> </u>	ication	1
	,			V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2	0.245μs≤ tCYC≤200μs		2.8		5.5	
supply voltage (Note2-1)		=V _{DD} 3=V _{DD} 4	0.367μs≤ tCYC≤200μs		2.5		5.5	
(NOTEZ-1)			1.470μs≤ tCYC≤200μs		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2 =V _{DD} 3=V _{DD} 4	RAM and register contents in HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P70 Watchdog timer side		2.2 to 5.5	0.9V _{DD}		V_{DD}	V
	V _{IH} (4)	XT1, XT2, CF1, RES		2.2 to 5.5	0.75V _{DD}		V_{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		P70 port input/ interrupt		2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8 Ports A, B, C, E, F		2.5 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		PWM0, PWM1		2.2 to 5.5	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port 70 Watchdog Timer		2.5 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.5 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			2.8 to 5.5	0.245		200	
time	(Note2-2)			2.5 to 5.5	0.367		200	μs
				2.2 to 5.5	1.470		200	
External system clock frequency	FEXCF(1)	CF1	CF2 pin openSystem clock frequency	2.8 to 5.5	0.1		12	
			division rate=1/1	2.5 to 5.5	0.1		8	
			External system clock duty=50±5%	2.2 to 5.5	0.1		2	MHz
			CF2 pin open	2.8 to 5.5	0.2		24.4	
			System clock frequency division rate=1/2	2.5 to 5.5	0.2		16	
			uivision rate=1/2	2.2 to 5.5	0.2		4	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	2.8 to 5.5		12		
Range (Note2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.5 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation	2.5 to 5.5		16		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation.					

Note 2-1: V_{DD} must be held greater than or equal to 2.7V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Danamatan	O. make al	Dia a /D a sea a dea	Conditions			Specific	ation	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH(} 1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF V _{IN} =V _{DD} (including the off-leak current of the output Tr.)	2.2 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Using as an input port VIN=VDD	2.2 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.2 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VSS (including the off-leak current of the output Tr.)	2.2 to 5.5	-1			μΑ
	I _{IL} (2)	XT1, XT2	Using as an input port VIN=VSS	2.2 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3	I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	Ports A, B, C, E, F SI2P0 to SI2P	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 71, 72, 73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	PWM0, PWM1 P30, P31(PWM4, 5	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)	output mode)	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			V
	V _{OH} (8)		I _{OH} =-1.0mA	2.2 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	Ports A, B, C, E, F	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	SI2P0 to SI2P3 PWM0, PWM1,	I _{OL} =1.0mA	2.2 to 5.5			0.4	
	V _{OL} (4)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	
	V _{OL} (5)		I _{OL} =5.0mA	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} =2.5mA	2.2 to 5.5			0.4	
	V _{OL} (7)	Ports 7, 8, XT2	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1.0mA	2.2 to 5.5			0.4	
Pull-up resistation	Rpu(1)	Ports 0, 1, 2, 3	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Port 7 Ports A, B, C, E, F		2.2 to 5.5	15	35	120	kΩ
Hysteresis voltage	VHYS	RES Ports 1, 2, 7 SI2P0 to SI2P3		2.2to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: V _{IN} =V _{SS} f=1MHz Ta=25°C	2.2 to 5.5		10		pF

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	Ь	aramatar.	Cumbal	Pins/	Conditions			Speci	fication	
	Р	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ik	Frequency	Tsck(3)	SCK1(P15)	• See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
clock	In	High level pulse width	tSCKH(3)				1			tCYC
Serial	Serial clock Output clock	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected. See Fig. 6.		2			
	itput clo	Low level pulse width	tSCKL(4)			2.2 to 5.5	1/2			+00K
	nO	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	ita setup time	tsDI(2)	SI1(P14), SB1(P14)	Must be specified with respect to rising edge of SIOCLK See fig. 6.	0.011.5.5	0.03			
Serial	Data hold time		thDI(2)			2.2 to 5.5	0.03			
Serial output	Output delay time		tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3. SIO2 Serial I/O Characteristics (Note 4-3-1)

	Dr	arameter	Symbol	Pins/	Conditions			Spec	cification			
	Г c	irameter	Symbol	Remarks	Conditions	V _{DD} [V]	min.	typ	max.	unit		
		Frequency	tSCK(5)	SCK2 (SI2P2)	• See Fig. 6.		2					
		Low level pulse width	tSCKL(5)				1					
		High level pulse width	tSCKH(5)				1					
	Input clock	•	tSCKHA(5a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. See Fig. 6. (Note 4-3-2)	2.2 to 5.5	4			tCYC		
Serial clock		5	tSCKHA(5b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. See Fig. 6. (Note 4-3-2)		7					
Seria		Frequency	tSCK(6)	SCK2 (SI2P2),	CMOS output selected. See Fig. 6.		4/3					
		Low level pulse width	tSCKL(6)	SCK2O (SI2P3)				1/2		tSCK		
		High level pulse width	tSCKH(6)					1/2		ISCK		
	Output clock		tSCKHA(6a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.2 to 5.5	tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC	101/0		
					tSCKHA(6b)		Continuous data transmission/reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	tCYC
input	Da	ta setup time	tsDI(3)	SI2(SI2P1), SB2(SI2P1)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03					
Serial input	Da	Data hold Time thDI(3)				2.2 to 5.5	0.03					
Serial output	Output delay time		tdD0(5)	SO2 (SI2P0), SB2(SI2P1)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	, µs		

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input , a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, VSS1 = VSS2 = VSS3 = VSS4 = 0V

Parameter	Cumbal	Pins/Remarks	Conditions		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
High/low level pulse width			Interrupt source flag can be set. Event inputs for timer 0 or 1 are						
,	, ,	INT2(P72)	enabled.						
		INT4(P20 to P23), INT5(P24 to P27),		2.2 to 5.5	1				
		INT6(P20)						.0)(0	
		INT7(P24)						tCYC	
	tPIH(2)	INT3(P73) when noise filter	Interrupt source flag can be set.	2.2 to 5.5	2				
	tPIL(2)	time constant is 1/1.	Event inputs for timer 0 are enabled.		_				
	tPIH(3)	INT3(P73)(The noise rejection	Interrupt source flag can be set.	2.2 to 5.5	64				
	tPIL(3)	clock is selected to 1/32.)	 Event inputs for timer 0 are enabled. 	2.2 10 0.0	04				
tPIH(4)		INT3(P73)(The noise rejection	Interrupt source flag can be set.	2.2 to 5.5	256				
	tPIL(4) clock is selected to 1/128.)		 Event inputs for timer 0 are enabled. 	2.2 10 3.3	230				
	tPIL(5)	RES	Reset acceptable.	2.2 to 5.5	200			μs	

AD Converter Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, VSS1 = VSS2 = VSS3 = VSS4 = 0V

Danamatan	O. mak al	Dina/Danasala	0		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N	AN0(P80) to		3.0 to 5.5		8		bit	
Absolute accuracy	ET	AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB	
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2),	AD conversion time=32xtCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	11.74 (tCYC= 0.367μs)		97.92 (tCYC= 3.06μs)		
	AN13(PA4	AN12(PA3), AN13(PA4), AN14(PA5)		3.0 to 5.5	23.53 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)		
			AD conversion time=64xtCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.245μs)		97.92 (tCYC= 1.53μs)	μs	
				3.0 to 5.5	23.49 (tCYC= 0.367μs)		97.92 (tCYC= 1.53μs)		
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	V	
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5		·	1		
input current	IAINL		VAIN=V _{SS} 3.0 to 5.5		-1			μA	

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions		Specification				
Falametei	Symbol	FIIIS/IVEIIIAIKS	Conditions	V _{DD} [V]	min	typ	max	unit	
HALT mode consumption current (Note 7-1)	IDDHALT(4)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4	HALT mode FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		1.1	2.6		
	IDDHALT(5)		System clock set to 4MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.2 to 4.5		0.57	1.5		
	IDDHALT(6)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation	4.5 to 5.5		0.36	1.0	0	
	IDDHALT(7)		mode • System clock set to internal RC oscillation • frequency variable RC oscillation stopped •1/2 frequency division ratio.	2.2 to 4.5		0.19	0.8	mA	
	IDDHALT(8)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode.	4.5 to 5.5		1.15	4.2		
	IDDHALT(9)	IDDHALT(9) IDDHALT(10)	System clock set to 1MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		0.57	3.0		
	IDDHALT(10)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode.	4.5 to 5.5		20	77		
	IDDHALT(11)	OHALT(11) • System clock set to 32.768kHz sid • Internal RC oscillation stopped • frequency variable RC oscillation side in the side in		2.2 to 4.5		6	70	μА	
HOLD mode	IDDHOLD(1)	V _{DD} 1	• HOLD mode	4.5 to 5.5		0.04	20		
consumption current	IDDHOLD(2)		CF1=V _{DD} or open (External clock mode)	2.2 to 4.5		0.02	15		
Timer HOLD mode	IDDHOLD(3)		Timer HOLD mode CF1=V _{DD} or open (External clock mode)	4.5 to 5.5		17	70		
consumption current	IDDHOLD(4)		FmX'tal=32.768kHz by crystal oscillation mode	2.2 to 4.5		4	55		

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

Danamatan	O. made al	Dia a /D a se a sta	O and distance		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V _{DD} 1	Without CPU current	2.70 to 5.5		5	10	mA	
Programming	tFW(1)		Erasing	2.7 to 5.5		20	30	ms	
time	tFW(2)		programming	2.7 to 5.5		40	60	μs	

UART (Full Duplex) Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$


Danamatan	O. made al.	Dina/Damarka	O a maliation o		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR, UBR2	UTX1(P32), RTX1(P33), UTX2(P33),		2.5 to 5.5	16/3		8192/3	tCYC	
		RTX2(P34)							

Data length: 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between $V_{\mbox{\scriptsize DD}}1$ and $V_{\mbox{\scriptsize SS}}1$ as describe below.

- Place capacitors as close to V_{DD}1 and V_{SS}1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- \bullet Capacitance of C2 must be more than 0.1 $\mu F.$
- Use thicker pattern for V_{DD}1 and V_{SS}1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal	Vendor	0		Circuit C	onstant		Operating Voltage	Oscillation Stabilization Time			
Frequency	Name	Oscillator Name	C1	C2	Rf1	Rd1	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]		
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	2.5 to 5.5	0.03	0.5	Internal C1,C2	
400411-		CSTCE10M0G52-R0	(10)	(10)	Open	680	2.4 to 5.5	0.03	0.5	Internal C1,C2	
10MHz			CSTLS10M0G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.03	0.5	Internal C1,C2
OMI I-		MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.3 to 5.5	0.03	0.5	Internal C1,C2
8MHz		CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.5 to 5.5	0.03	0.5	Internal C1,C2	
48411-		CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	
4MHz		CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal	Vendor	0 311 1 1	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		Domovico	
Frequency	Name	Oscillator Name	C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	Open	560k	2.2 to 5.5	1.5	3.0	Applicable CL value=12.5pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure. 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 Ceramic Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point



Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa