



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21356mnfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Jun 2011

1.2 Product List

Table 1.3 lists Product List for R8C/35M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/35M Group.

Part No.	ROM C	Capacity	RAM	Package Type	Remarks
T art NO.	Program ROM	Data flash	Capacity	Capacity Capacity	
R5F21354MNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	N version
R5F21355MNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A	
R5F21356MNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A	
R5F21357MNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A	
R5F21358MNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	
R5F2135AMNFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2135CMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F21354MDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	D version
R5F21355MDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A	
R5F21356MDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A	
R5F21357MDFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A	
R5F21358MDFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	
R5F2135AMDFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2135CMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	







Figure 1.1 Part Number, Memory Size, and Package of R8C/35M Group



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h	Flack Manager Deady Jatamant Control Deviator		XXXXXXX000F
0041h 0042h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h 0043h			
0043h 0044h			
004411 0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0040h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register ⁽²⁾	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah 005Bh	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	OART2 Dus Comsion Detection Interrupt Control Register	OZDONIO	777770000
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h	Voltage Monitor 1/Comparator A1 Interrupt Control Register		XXXXX000h
0072h 0073h	Voltage Monitor 1/Comparator A1 Interrupt Control Register	VCMP1IC VCMP2IC	XXXXX000b XXXXX000b
0073h 0074h	voltage monitor 2/00mparator A2 interrupt Contrior Register		
0075h			
0075h 0076h			
0076h			
0076h 0077h			
0076h			
0076h 0077h 0078h 0079h			
0076h 0077h 0078h			
0076h 0077h 0078h 0079h 007Ah			
0076h 0077h 0078h 0079h 007Ah 007Bh			
0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
		DTOENO	0.01
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Eh		DICENO	0011
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0090h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Eh			
	LIADTO Transmit/Descrive Mede Descister	LIOND	0.01
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	1		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h		CONE	XXh
		LIGNER	
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	0000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AEh 00AFh		02100	XXh
	LIADT2 Digital Filter Eurotion Salast Deviator		
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			1
00B6h			
00B0h			
00B8h			
00B9h			
00BAh			
	UART2 Special Mode Register 5	U2SMR5	00h
00BBh		U2SMR4	00h
	UAR12 Special Mode Register 4	02310114	
00BCh	UART2 Special Mode Register 4		
00BCh 00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BCh			

Table 4.3	SFR Information	(3) (1)
-----------	-----------------	---------

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0180h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 0	TRDPSR0	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h		TIMON	0011
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh		556116513	0011
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h		FINSK	0011
0190h			-
0192h	-		
0192h	SS Bit Counter Register	SSBR	11111000b
0193h 0194h		SSBR SSTDR / ICDRT	FFh
	SS Transmit Data Register L / IIC bus Transmit Data Register ⁽²⁾		
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
019Eh	33 Mode Register 27 Slave Address Register	00000270700	0011
019Eh			
019Fn			
01A01			
01A1h			
01A2h			
01A3h			
01A41			
01A5h			-
01A01			-
01A8h			
01A9h			
01A9h			
01AAn 01ABh			
01ABh 01ACh			
01ACh 01ADh			-
01AEh			
01AEh 01AFh			
01AEh 01AFh 01B0h			
01AEh 01AFh 01B0h 01B1h	Eloph Momony Status Degister	ECT	100002005
01AEh 01AFh 01B0h 01B1h 01B2h	Flash Memory Status Register	FST	10000X00b
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h			
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h	Flash Memory Control Register 0	FMR0	00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h	Flash Memory Control Register 0	FMR0	00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B6h 01B7h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h 01BAh 01BAh 01BBh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h 01BAh 01BBh 01BBh 01BCh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BAh 01BBh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h

Table 4.7 SFR Information	(7) ⁽¹⁾
---------------------------	---------------------------

X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E11		FURI	0011
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			1
01EEh			
01EFh			<u> </u>
	Dent D4 Deixe Connentity Constant De sister	DIDDD	0.01
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			1
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
		V I I	0011
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
	Key Input Enable Register 0		
01FEh	Rey input chable Register U	KIEN	00h
01FFh			

SFR Information (8)⁽¹⁾ Table 4.8

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h		-	XXh
2CB2h		XXh	
2CB3h			XXh
2CB4h			XXh
2CB5h	-		XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
		DICDIS	
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh	-		XXh
	-		
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
		DTOD40	
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	1		XXh
2002h	4		XXh
	4		
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
	4		XXh
2CC7h			
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
	-		
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
	-		
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h		210210	XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
	-		
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
		DICDIS	
2CD9h			XXh
2CDAh			XXh
2CDBh	1		XXh
	4		
2CDCh	4		XXh
2CDDh			XXh
2CDEh			XXh
2CDFh	1		XXh
	DTO Operated Data 00	DTODOO	
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h	1		XXh
	4		
2CE3h	4		XXh
2CE4h			XXh
2CE5h			XXh
2CE6h	1		XXh
	4		
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	1		XXh
2CEAh	4		XXh
	4		
2CEBh			XXh
2CECh			XXh
2CEDh	4		XXh
	4		
2CEEh	1		XXh
2CEFh	1		XXh
202111			

SFR Information (11)⁽¹⁾ Table 4.11

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.12	SFR Information (12) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh	-		XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			-
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
			(NI-+- 0)
FFF3h	ID5		(Note 2)
FFF7h	ID6		(Note 2)
	ID0		(Note 2)
FFFBh	I ID7		(Note 2)
			(1000 2)
FFFFh	Option Function Select Register	OFS	(Note 1)
40.01		0.0	

Notes:

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.

When blank products are shipped, the option function select area is set to FFh. This is set to the written value area written by the user.
The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Symbol		Dor	motor		Conditions		Standard		Unit
Symbol		Para	ameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Viн	Input "H" voltage	Other th	an CMOS ir	nput		0.8 Vcc	-	Vcc	V
		CMOS	Input level		$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	-	Vcc	V
			(1/0 port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.8 Vcc	-	Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.85 Vcc	I	Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.85 Vcc	I	Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.85 Vcc	I	Vcc	V
		Externa	l clock input	(XOUT)		1.2	I	Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	nput		0	I	0.2 Vcc	V
		CMOS	Input level	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0	I	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	-	0.2 Vcc	V
			function		$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	0	-	0.4 Vcc	V
				: 0.5 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	-	0.3 Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	0.2 Vcc	V
				Input level selection	$4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	0	-	0.55 Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	-	0.45 Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H'	' current	Sum of all	pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "I	H" current	Sum of all	pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H" curr	ent	Drive capa	city Low		-	-	-10	mA
			Drive capa	city High		-	-	-40	mA
IOH(avg)	Average output "H" o	current	Drive capa	city Low		-	-	-5	mA
			Drive capa	city High		-	-	-20	mA
IOL(sum)	Peak sum output "L"	current	Sum of all	pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "I	L" current	Sum of all	pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L" curre	ent	Drive capa	city Low		-	-	10	mA
			Drive capa	city High		-	-	40	mA
IOL(avg)	Average output "L" c	urrent	Drive capa	city Low		-	-	5	mA
			Drive capa	city High		-	-	20	mA
f(XIN)	XIN clock input oscil	lation free	quency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	_	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	_	5	MHz
f(XCIN)	XCIN clock input osc	cillation fr	equency		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	32.768	50	kHz
fOCO40M	When used as the co	ount sour	ce for timer	RC or timer RD (3)	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	-	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
-	- 1 7				$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	5	MHz
-	System clock freque	ncy			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz
		2			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	5	MHz
f(BCLK)	CPU clock frequency	/			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz
` '	- 1,				$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	-	5	MHz

Table 5.2 Recommended Operating Conditions

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
-	Resolution		_	-	8	Bit
-	Absolute accuracy		_	-	2.5	LSB
tsu	Setup time		_	-	3	μS
Ro	Output resistor		_	6	_	kΩ
IVref	Reference power input current	(Note 2)	_	-	1.5	mA

Table 5.4 **D/A Converter Characteristics**

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 **Comparator A Electrical Characteristics**

Symbol	Parameter	Condition		rd	Unit		
Symbol	Falameter	Condition	Min.	Тур.	Vcc Vcc + 0.3 200 - - - -	Offic	
LVREF	External reference voltage input range		1.4	-	Vcc	V	
LVCMP1, LVCMP2	External comparison voltage input range		-0.3	-	Vcc + 0.3	V	
-	Offset		-	50	200	mV	
-	Comparator output delay time (2)	At falling, VI = Vref – 100 mV	-	3	-	μs	
		At falling, $V_1 = Vref - 1 V$ or below	-	1.5	-	μs	
		At rising, VI = Vref + 100 mV	-	2	-	μs	
		At rising, VI = Vref + 1 V or above	_	0.5	-	μs	
-	Comparator operating current	Vcc = 5.0 V	_	0.5	-	μA	

Notes:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.

Table 5.6 **Comparator B Electrical Characteristics**

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V	
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V	
-	Offset		-	5	100	mV	
td	Comparator output delay time (2)	VI = Vref ± 100 mV	-	0.1	-	μS	
ICMP	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μΑ	

Notes:

1. Vcc = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. When the digital filter is disabled.



Cumbal	Doromoto		Conditions		Stand	lard	Linit
Symbol	Paramete		Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle tim	е		4	-	-	tCYC ⁽²⁾
tнı	SSCK clock "H" width	1		0.4	-	0.6	tsucyc
t∟o	SSCK clock "L" width			0.4	1	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tCYC (2)
	time	Slave		-		1	μS
tfall	SSCK clock falling time	Master		-	-	1	tCYC (2)
		Slave		-	1	1	μS
tsu	SSO, SSI data input	setup time		100	-	-	ns
tн	SSO, SSI data input I	nold time		1	-	-	tcyc (2)
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns
tod	SSO, SSI data output	delay time		-		1	tCYC ⁽²⁾
tsa	SSI slave access time	Э	$2.7~V \leq Vcc \leq 5.5~V$	_	-	1.5tcyc + 100	ns
			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns
			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns


Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





RENESAS




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



Cumbal	Deremeter	Condition	Sta	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
tSCL	SCL input cycle time		12tcyc + 600 (2)	_	-	ns	
t SCLH	SCL input "H" width		3tcyc + 300 (2)	_	-	ns	
tSCLL	SCL input "L" width		5tcyc + 500 (2)	-	-	ns	
tsf	SCL, SDA input fall time		-	-	300	ns	
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc (2)	ns	
t BUF	SDA input bus-free time		5tcyc (2)	_	-	ns	
t STAH	Start condition input hold time		3tcyc (2)	_	-	ns	
t STAS	Retransmit start condition input setup time		3tcyc (2)	-	-	ns	
t STOP	Stop condition input setup time		3tcyc (2)	_	-	ns	
tSDAS	Data input setup time		1tcyc + 40 (2)	-	-	ns	
t SDAH	Data input hold time		10	-	-	ns	

Table 5.17Timing Requirements of I2C bus Interface (1)

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface



Table 5.22Serial Interface

Sympol		Parameter	Star	dard	Unit	
Symbol		Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	When external clock is selected	200	-	ns	
tw(CKH)	CLKi input "H" width		100	-	ns	
tW(CKL)	CLKi input "L" width		100	-	ns	
td(C-Q)	TXDi output delay time		-	90	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		10	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time	When internal clock is selected	-	10	ns	
tsu(D-C)	RXDi input setup time		90	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	

i = 0 to 2 Note:

1. Vcc = 5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.23 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol Parameter tw(INH) INTi input "H" width, Kli input "H" width	Paramatar	Standard			
Symbol	Falameter	Min. Max.	Unit		
tw(INH)	INTi input "H" width, Kli input "H" width	250 ⁽¹⁾	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 (2)	I	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing Diagram for External Interrupt \overline{INTi} and Key Input Interrupt \overline{KIi} when Vcc = 5 V

Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] **Table 5.25** (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
-				Min.	Тур.	Max.	-
lcc	(Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	4.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	3.5	-	μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	-	5.0 ⁽¹⁾ 15 ⁽²⁾	-	μΑ
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0				

Notes:

Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
 Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V

Table 5.27 TRAIO Input

Symbol	Derometer	Stan	dard	Linit
Symbol	Falanielei	Parameter Unit Min. Max. 300 - 120 -	Offic	
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.31Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition			Standard	ł	Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mA
		High-speed on-chip oscillator on f0 Low-speed on-chip oscillator on = Divide-by-16 MSTIIC = MSTTRD = MSTTRC =	XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	80	350	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Decipheral clock off	_	5.0 ⁽¹⁾ 15 ⁽²⁾	_	μA
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0				

Notes:

1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.

2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

REVISION HISTORY	R8C/35M Group Datasheet
	ried/com ereap Bataoneet

Rev.	Date	Description	
		Page	Summary
0.10	Sep 28, 2010	-	First Edition issued
0.20	Feb 15, 2011	35	Table 5.11 revised, Note 2 added
		36	Table 5.13 and Table 5.14 revised
		42	Table 5.18 revised
		50	Table 5.30 revised
1.00	Jun 20, 2011	All pages	"Preliminary", "Under development" deleted
		4	Table 1.3 "(D): Under development", "(P): Under planning" deleted
		28	Table 5.2 revised
		35	Table 5.11 revised
		36	Table 5.13 revised
		43	Table 5.19 revised
		44	Table 5.20 revised
		45	Table 5.22 Note 1 revised
		47	Table 5.25 revised
		48	Table 5.26 revised
		49	Table 5.28 Note 1 revised
		51	Table 5.31 revised
		52	Table 5.32 revised
		53	Table 5.34 Note 1 revised

All trademarks and registered trademarks are the property of their respective owners.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko