




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                           |
| Core Processor             | C166SV2                                                                                                                                                                       |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 66MHz                                                                                                                                                                         |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, SSC, UART/USART, USI                                                                                                          |
| Peripherals                | I <sup>2</sup> S, POR, PWM, WDT                                                                                                                                               |
| Number of I/O              | 75                                                                                                                                                                            |
| Program Memory Size        | 192KB (192K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 24K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 16x10b                                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 100-LQFP Exposed Pad                                                                                                                                                          |
| Supplier Device Package    | PG-LQFP-100-3                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xe164f24f66lacfxqma1">https://www.e-xfl.com/product-detail/infineon-technologies/xe164f24f66lacfxqma1</a> |


|          |                                                   |            |
|----------|---------------------------------------------------|------------|
| <b>1</b> | <b>Summary of Features</b>                        | <b>4</b>   |
| <b>2</b> | <b>General Device Information</b>                 | <b>9</b>   |
| 2.1      | Pin Configuration and Definition                  | 10         |
| <b>3</b> | <b>Functional Description</b>                     | <b>31</b>  |
| 3.1      | Memory Subsystem and Organization                 | 32         |
| 3.2      | External Bus Controller                           | 35         |
| 3.3      | Central Processing Unit (CPU)                     | 36         |
| 3.4      | Interrupt System                                  | 38         |
| 3.5      | On-Chip Debug Support (OCDS)                      | 44         |
| 3.6      | Capture/Compare Unit (CAPCOM2)                    | 45         |
| 3.7      | Capture/Compare Units CCU6x                       | 48         |
| 3.8      | General Purpose Timer (GPT12E) Unit               | 50         |
| 3.9      | Real Time Clock                                   | 54         |
| 3.10     | A/D Converters                                    | 56         |
| 3.11     | Universal Serial Interface Channel Modules (USIC) | 57         |
| 3.12     | MultiCAN Module                                   | 59         |
| 3.13     | Watchdog Timer                                    | 61         |
| 3.14     | Clock Generation                                  | 61         |
| 3.15     | Parallel Ports                                    | 62         |
| 3.16     | Instruction Set Summary                           | 64         |
| <b>4</b> | <b>Electrical Parameters</b>                      | <b>67</b>  |
| 4.1      | General Parameters                                | 67         |
| 4.2      | DC Parameters                                     | 71         |
| 4.2.1    | DC Parameters for Upper Voltage Area              | 73         |
| 4.2.2    | DC Parameters for Lower Voltage Area              | 75         |
| 4.2.3    | Power Consumption                                 | 77         |
| 4.3      | Analog/Digital Converter Parameters               | 81         |
| 4.4      | System Parameters                                 | 84         |
| 4.5      | Flash Memory Parameters                           | 86         |
| 4.6      | AC Parameters                                     | 88         |
| 4.6.1    | Testing Waveforms                                 | 88         |
| 4.6.2    | Definition of Internal Timing                     | 89         |
| 4.6.3    | External Clock Input Parameters                   | 94         |
| 4.6.4    | External Bus Timing                               | 96         |
| 4.6.5    | Synchronous Serial Interface Timing               | 104        |
| 4.6.6    | JTAG Interface Timing                             | 107        |
| <b>5</b> | <b>Package and Reliability</b>                    | <b>109</b> |
| 5.1      | Packaging                                         | 109        |
| 5.2      | Thermal Considerations                            | 111        |

## **Summary of Features**

- 2) Specific information about the on-chip Flash memory in [Table 2](#).
- 3) All derivatives additionally provide 1 Kbyte SBRAM, 2 Kbytes DPRAM, and 16 Kbytes DSRAM (12 Kbytes for devices with 192 Kbytes of Flash).
- 4) Specific information about the available channels in [Table 3](#).  
Analog input channels are listed for each Analog/Digital Converter module separately (ADC0 + ADC1).

## 2 General Device Information

The XE164 series of real time signal controllers is a part of the Infineon XE166 Family of full-feature single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up to 80 million instructions per second) with extended peripheral functionality and enhanced IO capabilities. Optimized peripherals can be adapted flexibly to meet the application requirements. These derivatives utilize clock generation via PLL and internal or external clock sources. On-chip memory modules include program Flash, program RAM, and data RAM.



**Figure 1**      **Logic Symbol**

**Table 4 Pin Definitions and Functions (cont'd)**

| Pin | Symbol                             | Ctrl.  | Type | Function                                                                                                                                                                      |
|-----|------------------------------------|--------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 35  | P5.15                              | I      | In/A | <b>Bit 15 of Port 5, General Purpose Input</b>                                                                                                                                |
|     | ADC0_CH15                          | I      | In/A | <b>Analog Input Channel 15 for ADC0</b>                                                                                                                                       |
| 36  | P2.12                              | O0 / I | St/B | <b>Bit 12 of Port 2, General Purpose Input/Output</b>                                                                                                                         |
|     | U0C0_SELO4                         | O1     | St/B | <b>USIC0 Channel 0 Select/Control 4 Output</b>                                                                                                                                |
|     | U0C1_SELO3                         | O2     | St/B | <b>USIC0 Channel 1 Select/Control 3 Output</b>                                                                                                                                |
|     | READY                              | I      | St/B | <b>External Bus Interface READY Input</b>                                                                                                                                     |
| 37  | P2.11                              | O0 / I | St/B | <b>Bit 11 of Port 2, General Purpose Input/Output</b>                                                                                                                         |
|     | U0C0_SELO2                         | O1     | St/B | <b>USIC0 Channel 0 Select/Control 2 Output</b>                                                                                                                                |
|     | U0C1_SELO2                         | O2     | St/B | <b>USIC0 Channel 1 Select/Control 2 Output</b>                                                                                                                                |
|     | $\overline{\text{BHE}}/\text{WRH}$ | OH     | St/B | <b>External Bus Interf. High-Byte Control Output</b><br>Can operate either as Byte High Enable ( $\overline{\text{BHE}}$ ) or as Write strobe for High Byte ( $\text{WRH}$ ). |
| 39  | P2.0                               | O0 / I | St/B | <b>Bit 0 of Port 2, General Purpose Input/Output</b>                                                                                                                          |
|     | AD13                               | OH / I | St/B | <b>External Bus Interface Address/Data Line 13</b>                                                                                                                            |
|     | RxDC0C                             | I      | St/B | <b>CAN Node 0 Receive Data Input</b>                                                                                                                                          |
| 40  | P2.1                               | O0 / I | St/B | <b>Bit 1 of Port 2, General Purpose Input/Output</b>                                                                                                                          |
|     | TxDC0                              | O1     | St/B | <b>CAN Node 0 Transmit Data Output</b>                                                                                                                                        |
|     | AD14                               | OH / I | St/B | <b>External Bus Interface Address/Data Line 14</b>                                                                                                                            |
|     | ESR1_5                             | I      | St/B | <b>ESR1 Trigger Input 5</b>                                                                                                                                                   |
|     | EX0AINA                            | I      | St/B | <b>External Interrupt Trigger Input</b>                                                                                                                                       |
| 41  | P2.2                               | O0 / I | St/B | <b>Bit 2 of Port 2, General Purpose Input/Output</b>                                                                                                                          |
|     | TxDC1                              | O1     | St/B | <b>CAN Node 1 Transmit Data Output</b>                                                                                                                                        |
|     | AD15                               | OH / I | St/B | <b>External Bus Interface Address/Data Line 15</b>                                                                                                                            |
|     | ESR2_5                             | I      | St/B | <b>ESR2 Trigger Input 5</b>                                                                                                                                                   |
|     | EX1AINA                            | I      | St/B | <b>External Interrupt Trigger Input</b>                                                                                                                                       |
| 42  | P4.0                               | O0 / I | St/B | <b>Bit 0 of Port 4, General Purpose Input/Output</b>                                                                                                                          |
|     | CC2_24                             | O3 / I | St/B | <b>CAPCOM2 CC24IO Capture Inp./ Compare Out.</b>                                                                                                                              |
|     | $\overline{\text{CS0}}$            | OH     | St/B | <b>External Bus Interface Chip Select 0 Output</b>                                                                                                                            |

**Functional Description**

This common memory space consists of 16 Mbytes organized as 256 segments of 64 Kbytes; each segment contains four data pages of 16 Kbytes. The entire memory space can be accessed byte-wise or word-wise. Portions of the on-chip DPRAM and the register spaces (ESFR/SFR) additionally are directly bit addressable.

The internal data memory areas and the Special Function Register areas (SFR and ESFR) are mapped into segment 0, the system segment.

The Program Management Unit (PMU) handles all code fetches and, therefore, controls access to the program memories such as Flash memory and PSRAM.

The Data Management Unit (DMU) handles all data transfers and, therefore, controls access to the DSRAM and the on-chip peripherals.

Both units (PMU and DMU) are connected to the high-speed system bus so that they can exchange data. This is required if operands are read from program memory, code or data is written to the PSRAM, code is fetched from external memory, or data is read from or written to external resources. These include peripherals on the LXBus such as USIC or MultiCAN. The system bus allows concurrent two-way communication for maximum transfer performance.

**Up to 64 Kbytes of on-chip Program SRAM (PSRAM)** are provided to store user code or data. The PSRAM is accessed via the PMU and is optimized for code fetches. A section of the PSRAM with programmable size can be write-protected.

*Note: The actual size of the PSRAM depends on the chosen derivative (see [Table 1](#)).*

**Up to 16 Kbytes of on-chip Data SRAM (DSRAM)** are used for storage of general user data (12 Kbytes for devices with 192 Kbytes of Flash). The DSRAM is accessed via a separate interface and is optimized for data access.


**2 Kbytes of on-chip Dual-Port RAM (DPRAM)** provide storage for user-defined variables, for the system stack, and for general purpose register banks. A register bank can consist of up to 16 word-wide (R0 to R15) and/or byte-wide (RL0, RH0, ..., RL7, RH7) General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bit addressable. When used by a GPR, any location in the DPRAM is bit addressable.

**1 Kbyte of on-chip Stand-By SRAM (SBRAM)** provides storage for system-relevant user data that must be preserved while the major part of the device is powered down. The SBRAM is accessed via a specific interface and is powered in domain M.

### 3.3 Central Processing Unit (CPU)

The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel shifter.



**Figure 4 CPU Block Diagram**

**Functional Description**

**Table 6      XE164 Interrupt Nodes (cont'd)**

| <b>Source of Interrupt or PEC Service Request</b> | <b>Control Register</b> | <b>Vector Location<sup>1)</sup></b> | <b>Trap Number</b>                |
|---------------------------------------------------|-------------------------|-------------------------------------|-----------------------------------|
| GPT2 Timer 5                                      | GPT12E_T5IC             | xx'008C <sub>H</sub>                | 23 <sub>H</sub> / 35 <sub>D</sub> |
| GPT2 Timer 6                                      | GPT12E_T6IC             | xx'0090 <sub>H</sub>                | 24 <sub>H</sub> / 36 <sub>D</sub> |
| GPT2 CAPREL Register                              | GPT12E_CRIC             | xx'0094 <sub>H</sub>                | 25 <sub>H</sub> / 37 <sub>D</sub> |
| CAPCOM Timer 7                                    | CC2_T7IC                | xx'0098 <sub>H</sub>                | 26 <sub>H</sub> / 38 <sub>D</sub> |
| CAPCOM Timer 8                                    | CC2_T8IC                | xx'009C <sub>H</sub>                | 27 <sub>H</sub> / 39 <sub>D</sub> |
| A/D Converter Request 0                           | ADC_0IC                 | xx'00A0 <sub>H</sub>                | 28 <sub>H</sub> / 40 <sub>D</sub> |
| A/D Converter Request 1                           | ADC_1IC                 | xx'00A4 <sub>H</sub>                | 29 <sub>H</sub> / 41 <sub>D</sub> |
| A/D Converter Request 2                           | ADC_2IC                 | xx'00A8 <sub>H</sub>                | 2A <sub>H</sub> / 42 <sub>D</sub> |
| A/D Converter Request 3                           | ADC_3IC                 | xx'00AC <sub>H</sub>                | 2B <sub>H</sub> / 43 <sub>D</sub> |
| A/D Converter Request 4                           | ADC_4IC                 | xx'00B0 <sub>H</sub>                | 2C <sub>H</sub> / 44 <sub>D</sub> |
| A/D Converter Request 5                           | ADC_5IC                 | xx'00B4 <sub>H</sub>                | 2D <sub>H</sub> / 45 <sub>D</sub> |
| A/D Converter Request 6                           | ADC_6IC                 | xx'00B8 <sub>H</sub>                | 2E <sub>H</sub> / 46 <sub>D</sub> |
| A/D Converter Request 7                           | ADC_7IC                 | xx'00BC <sub>H</sub>                | 2F <sub>H</sub> / 47 <sub>D</sub> |
| CCU60 Request 0                                   | CCU60_0IC               | xx'00C0 <sub>H</sub>                | 30 <sub>H</sub> / 48 <sub>D</sub> |
| CCU60 Request 1                                   | CCU60_1IC               | xx'00C4 <sub>H</sub>                | 31 <sub>H</sub> / 49 <sub>D</sub> |
| CCU60 Request 2                                   | CCU60_2IC               | xx'00C8 <sub>H</sub>                | 32 <sub>H</sub> / 50 <sub>D</sub> |
| CCU60 Request 3                                   | CCU60_3IC               | xx'00CC <sub>H</sub>                | 33 <sub>H</sub> / 51 <sub>D</sub> |
| CCU61 Request 0                                   | CCU61_0IC               | xx'00D0 <sub>H</sub>                | 34 <sub>H</sub> / 52 <sub>D</sub> |
| CCU61 Request 1                                   | CCU61_1IC               | xx'00D4 <sub>H</sub>                | 35 <sub>H</sub> / 53 <sub>D</sub> |
| CCU61 Request 2                                   | CCU61_2IC               | xx'00D8 <sub>H</sub>                | 36 <sub>H</sub> / 54 <sub>D</sub> |
| CCU61 Request 3                                   | CCU61_3IC               | xx'00DC <sub>H</sub>                | 37 <sub>H</sub> / 55 <sub>D</sub> |
| CCU62 Request 0                                   | CCU62_0IC               | xx'00E0 <sub>H</sub>                | 38 <sub>H</sub> / 56 <sub>D</sub> |
| CCU62 Request 1                                   | CCU62_1IC               | xx'00E4 <sub>H</sub>                | 39 <sub>H</sub> / 57 <sub>D</sub> |
| CCU62 Request 2                                   | CCU62_2IC               | xx'00E8 <sub>H</sub>                | 3A <sub>H</sub> / 58 <sub>D</sub> |
| CCU62 Request 3                                   | CCU62_3IC               | xx'00EC <sub>H</sub>                | 3B <sub>H</sub> / 59 <sub>D</sub> |
| Unassigned node                                   | –                       | xx'00F0 <sub>H</sub>                | 3C <sub>H</sub> / 60 <sub>D</sub> |
| Unassigned node                                   | –                       | xx'00F4 <sub>H</sub>                | 3D <sub>H</sub> / 61 <sub>D</sub> |
| Unassigned node                                   | –                       | xx'00F8 <sub>H</sub>                | 3E <sub>H</sub> / 62 <sub>D</sub> |
| Unassigned node                                   | –                       | xx'00FC <sub>H</sub>                | 3F <sub>H</sub> / 63 <sub>D</sub> |
| CAN Request 0                                     | CAN_0IC                 | xx'0100 <sub>H</sub>                | 40 <sub>H</sub> / 64 <sub>D</sub> |

## Functional Description

The XE164 includes an excellent mechanism to identify and process exceptions or error conditions that arise during run-time, the so-called 'Hardware Traps'. A hardware trap causes an immediate non-maskable system reaction similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is also indicated by a single bit in the trap flag register (TFR). Unless another higher-priority trap service is in progress, a hardware trap will interrupt any ongoing program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.


**Table 7** shows all possible exceptions or error conditions that can arise during runtime:

**Table 7      Trap Summary**

| Exception Condition           | Trap Flag | Trap Vector | Vector Location <sup>1)</sup>                                                | Trap Number                          | Trap Priority |
|-------------------------------|-----------|-------------|------------------------------------------------------------------------------|--------------------------------------|---------------|
| Reset Functions               | —         | RESET       | xx'0000 <sub>H</sub>                                                         | 00 <sub>H</sub>                      | III           |
| Class A Hardware Traps:       |           |             |                                                                              |                                      |               |
| • System Request 0            | SR0       | SR0TRAP     | xx'0008 <sub>H</sub>                                                         | 02 <sub>H</sub>                      | II            |
| • Stack Overflow              | STKOF     | STOTRAP     | xx'0010 <sub>H</sub>                                                         | 04 <sub>H</sub>                      | II            |
| • Stack Underflow             | STKUF     | STUTRAP     | xx'0018 <sub>H</sub>                                                         | 06 <sub>H</sub>                      | II            |
| • Software Break              | SOFTBRK   | SBRKTRAP    | xx'0020 <sub>H</sub>                                                         | 08 <sub>H</sub>                      | II            |
| Class B Hardware Traps:       |           |             |                                                                              |                                      |               |
| • System Request 1            | SR1       | BTRAP       | xx'0028 <sub>H</sub>                                                         | 0A <sub>H</sub>                      | I             |
| • Undefined Opcode            | UNDOPC    | BTRAP       | xx'0028 <sub>H</sub>                                                         | 0A <sub>H</sub>                      | I             |
| • Memory Access Error         | ACER      | BTRAP       | xx'0028 <sub>H</sub>                                                         | 0A <sub>H</sub>                      | I             |
| • Protected Instruction Fault | PRTFLT    | BTRAP       | xx'0028 <sub>H</sub>                                                         | 0A <sub>H</sub>                      | I             |
| • Illegal Word Operand Access | ILLOPA    | BTRAP       | xx'0028 <sub>H</sub>                                                         | 0A <sub>H</sub>                      | I             |
| Reserved                      | —         | —           | [2C <sub>H</sub> - 3C <sub>H</sub> ]                                         | [0B <sub>H</sub> - 0F <sub>H</sub> ] | —             |
| Software Traps:               | —         | —           | Any                                                                          | Any                                  | Current       |
| • TRAP Instruction            |           |             | [xx'0000 <sub>H</sub> - xx'01FC <sub>H</sub> ]<br>in steps of 4 <sub>H</sub> | [00 <sub>H</sub> - 7F <sub>H</sub> ] | CPU Priority  |

1) Register VECSEG defines the segment where the vector table is located to.

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.



**Figure 7**      **Block Diagram of GPT1**

### **MultiCAN Features**

- CAN functionality conforming to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Up to four independent CAN nodes
- 128 independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1 Mbit/s, individually programmable for each node
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality for message objects:
  - Can be assigned to one of the CAN nodes
  - Configurable as transmit or receive objects, or as message buffer FIFO
  - Handle 11-bit or 29-bit identifiers with programmable acceptance mask for filtering
  - Remote Monitoring Mode, and frame counter for monitoring
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring

## Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XE164. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 12      Operating Condition Parameters**

| Parameter                                                                      | Symbol               | Values |                      |                      | Unit | Note / Test Condition                |
|--------------------------------------------------------------------------------|----------------------|--------|----------------------|----------------------|------|--------------------------------------|
|                                                                                |                      | Min.   | Typ.                 | Max.                 |      |                                      |
| Digital core supply voltage                                                    | $V_{DDI}$            | 1.4    | –                    | 1.6                  | V    |                                      |
| Core Supply Voltage Difference                                                 | $\Delta V_{DDI}$     | -10    | –                    | +10                  | mV   | $V_{DDIM} - V_{DDI1}$<br>1)          |
| Digital supply voltage for IO pads and voltage regulators, upper voltage range | $V_{DDPA}, V_{DDPB}$ | 4.5    | –                    | 5.5                  | V    | 2)                                   |
| Digital supply voltage for IO pads and voltage regulators, lower voltage range | $V_{DDPA}, V_{DDPB}$ | 3.0    | –                    | 4.5                  | V    | 2)                                   |
| Digital ground voltage                                                         | $V_{SS}$             | 0      | –                    | 0                    | V    | Reference voltage                    |
| Overload current                                                               | $I_{OV}$             | -5     | –                    | 5                    | mA   | Per IO pin <sup>3)4)</sup>           |
|                                                                                |                      | -2     | –                    | 5                    | mA   | Per analog input pin <sup>3)4)</sup> |
| Overload positive current coupling factor for analog inputs <sup>5)</sup>      | $K_{OVA}$            | –      | $1.0 \times 10^{-6}$ | $1.0 \times 10^{-4}$ | –    | $I_{OV} > 0$                         |
| Overload negative current coupling factor for analog inputs <sup>5)</sup>      | $K_{OVA}$            | –      | $2.5 \times 10^{-4}$ | $1.5 \times 10^{-3}$ | –    | $I_{OV} < 0$                         |
| Overload positive current coupling factor for digital I/O pins <sup>5)</sup>   | $K_{OVD}$            | –      | $1.0 \times 10^{-4}$ | $5.0 \times 10^{-3}$ | –    | $I_{OV} > 0$                         |
| Overload negative current coupling factor for digital I/O pins <sup>5)</sup>   | $K_{OVD}$            | –      | $1.0 \times 10^{-2}$ | $3.0 \times 10^{-2}$ | –    | $I_{OV} < 0$                         |
| Absolute sum of overload currents                                              | $\Sigma  IOV $       | –      | –                    | 50                   | mA   | 4)                                   |

### 4.2.1 DC Parameters for Upper Voltage Area

These parameters apply to the upper IO voltage range,  $4.5\text{ V} \leq V_{DDP} \leq 5.5\text{ V}$ .

**Table 14 DC Characteristics for Upper Voltage Range**  
(Operating Conditions apply)<sup>1)</sup>

| Parameter                                                 | Symbol       | Values                |           |                      | Unit          | Note / Test Condition                                                     |
|-----------------------------------------------------------|--------------|-----------------------|-----------|----------------------|---------------|---------------------------------------------------------------------------|
|                                                           |              | Min.                  | Typ.      | Max.                 |               |                                                                           |
| Input low voltage<br>(all except XTAL1)                   | $V_{IL}$ SR  | -0.3                  | –         | $0.3 \times V_{DDP}$ | V             | –                                                                         |
| Input high voltage<br>(all except XTAL1)                  | $V_{IH}$ SR  | $0.7 \times V_{DDP}$  | –         | $V_{DDP} + 0.3$      | V             | –                                                                         |
| Input Hysteresis <sup>2)</sup>                            | HYS CC       | $0.11 \times V_{DDP}$ | –         | –                    | V             | $V_{DDP}$ in [V],<br>Series<br>resistance = $0\ \Omega$                   |
| Output low voltage                                        | $V_{OL}$ CC  | –                     | –         | 1.0                  | V             | $I_{OL} \leq I_{OLmax}^{3)}$                                              |
| Output low voltage                                        | $V_{OL}$ CC  | –                     | –         | 0.4                  | V             | $I_{OL} \leq I_{OLnom}^{3)4)}$                                            |
| Output high voltage <sup>5)</sup>                         | $V_{OH}$ CC  | $V_{DDP} - 1.0$       | –         | –                    | V             | $I_{OH} \geq I_{OHmax}^{3)}$                                              |
| Output high voltage <sup>5)</sup>                         | $V_{OH}$ CC  | $V_{DDP} - 0.4$       | –         | –                    | V             | $I_{OH} \geq I_{OHnom}^{3)4)}$                                            |
| Input leakage current<br>(Port 5, Port 15) <sup>6)</sup>  | $I_{OZ1}$ CC | –                     | $\pm 10$  | $\pm 200$            | nA            | $0\text{ V} < V_{IN} < V_{DDP}$                                           |
| Input leakage current<br>(all other) <sup>6)7)</sup>      | $I_{OZ2}$ CC | –                     | $\pm 0.2$ | $\pm 5$              | $\mu\text{A}$ | $T_J \leq 110^\circ\text{C}$ ,<br>$0.45\text{ V} < V_{IN}$<br>$< V_{DDP}$ |
| Pull level keep current                                   | $I_{PLK}$    | –                     | –         | $\pm 30$             | $\mu\text{A}$ | $V_{PIN} \geq V_{IH}$ (up) <sup>8)</sup><br>$V_{PIN} \leq V_{IL}$ (dn)    |
| Pull level force current                                  | $I_{PLF}$    | $\pm 250$             | –         | –                    | $\mu\text{A}$ | $V_{PIN} \leq V_{IL}$ (up) <sup>8)</sup><br>$V_{PIN} \geq V_{IH}$ (dn)    |
| Pin capacitance <sup>9)</sup><br>(digital inputs/outputs) | $C_{IO}$ CC  | –                     | –         | 10                   | pF            |                                                                           |

1) Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .

2) Not subject to production test - verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions.

3) The maximum deliverable output current of a port driver depends on the selected output driver mode, see [Table 13, Current Limits for Port Output Drivers](#). The limit for pin groups must be respected.


## Electrical Parameters

- 4) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL} \rightarrow V_{SS}$ ,  $V_{OH} \rightarrow V_{DDP}$ ). However, only the levels for nominal output currents are verified.
- 5) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is determined by the external circuit.
- 6) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor  $K_{OV}$ .
- 7) The given values are worst-case values. In production test, this leakage current is only tested at 125°C; other values are ensured by correlation. For derating, please refer to the following descriptions:  
 Leakage derating depending on temperature ( $T_J$  = junction temperature [°C]):  
 $I_{OZ} = 0.05 \times e^{(1.5 + 0.028 \times T_J)} [\mu A]$ . For example, at a temperature of 95°C the resulting leakage current is 3.2  $\mu A$ .  
 Leakage derating depending on voltage level ( $DV = V_{DDP} - V_{PIN}$  [V]):  
 $I_{OZ} = I_{OZtempmax} - (1.6 \times DV) [\mu A]$   
 This voltage derating formula is an approximation which applies for maximum temperature.  
 Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal leakage.
- 8) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level:  $V_{PIN} \geq V_{IH}$  for a pullup;  $V_{PIN} \leq V_{IL}$  for a pulldown.  
 Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device:  $V_{PIN} \leq V_{IL}$  for a pullup;  $V_{PIN} \geq V_{IH}$  for a pulldown.  
 These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in general purpose IO pins.
- 9) Not subject to production test - verified by design/characterization.  
 Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal capacitance.

**Table 17      Leakage Power Consumption XE164**  
**(Operating Conditions apply)**

| Parameter                                                                                                                                                                       | Sym-<br>bol | Values |      |      | Unit | Note /<br>Test Condition <sup>1)</sup> |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--------|------|------|------|----------------------------------------|
|                                                                                                                                                                                 |             | Min.   | Typ. | Max. |      |                                        |
| Leakage supply current <sup>2)</sup><br>Formula <sup>3)</sup> : $600,000 \times e^{-\alpha}$ ;<br>$\alpha = 5000 / (273 + B \times T_J)$ ;<br>Typ.: $B = 1.0$ , Max.: $B = 1.3$ | $I_{LK1}$   | –      | 0.03 | 0.05 | mA   | $T_J = 25^\circ\text{C}$               |
|                                                                                                                                                                                 |             | –      | 0.5  | 1.3  | mA   | $T_J = 85^\circ\text{C}$               |
|                                                                                                                                                                                 |             | –      | 2.1  | 6.2  | mA   | $T_J = 125^\circ\text{C}$              |

- 1) All inputs (including pins configured as inputs) are set at 0 V to 0.1 V or at  $V_{DDP} - 0.1$  V to  $V_{DDP}$  and all outputs (including pins configured as outputs) are disconnected.
- 2) The supply current caused by leakage depends mainly on the junction temperature (see [Figure 14](#)) and the supply voltage. The temperature difference between the junction temperature  $T_J$  and the ambient temperature  $T_A$  must be taken into account. As this fraction of the supply current does not depend on device activity, it must be added to other power consumption values.
- 3) This formula is valid for temperatures above  $0^\circ\text{C}$ . For temperatures below  $0^\circ\text{C}$  a value of below 10  $\mu\text{A}$  can be assumed.



**Figure 14      Leakage Supply Current as a Function of Temperature**

**Table 21**      **Coding of Bitfields LEVxV in Register SWDCON0**

| Code              | Default Voltage Level | Notes <sup>1)</sup>  |
|-------------------|-----------------------|----------------------|
| 0000 <sub>B</sub> | 2.9 V                 |                      |
| 0001 <sub>B</sub> | 3.0 V                 | LEV1V: reset request |
| 0010 <sub>B</sub> | 3.1 V                 |                      |
| 0011 <sub>B</sub> | 3.2 V                 |                      |
| 0100 <sub>B</sub> | 3.3 V                 |                      |
| 0101 <sub>B</sub> | 3.4 V                 |                      |
| 0110 <sub>B</sub> | 3.6 V                 |                      |
| 0111 <sub>B</sub> | 4.0 V                 |                      |
| 1000 <sub>B</sub> | 4.2 V                 |                      |
| 1001 <sub>B</sub> | 4.5 V                 | LEV2V: no request    |
| 1010 <sub>B</sub> | 4.6 V                 |                      |
| 1011 <sub>B</sub> | 4.7 V                 |                      |
| 1100 <sub>B</sub> | 4.8 V                 |                      |
| 1101 <sub>B</sub> | 4.9 V                 |                      |
| 1110 <sub>B</sub> | 5.0 V                 |                      |
| 1111 <sub>B</sub> | 5.5 V                 |                      |

1) The indicated default levels are selected automatically after a power reset.

**Table 22**      **Coding of Bitfields LEVxV in Registers PVCyCONz**

| Code             | Default Voltage Level | Notes <sup>1)</sup>      |
|------------------|-----------------------|--------------------------|
| 000 <sub>B</sub> | 0.9 V                 |                          |
| 001 <sub>B</sub> | 1.0 V                 |                          |
| 010 <sub>B</sub> | 1.1 V                 |                          |
| 011 <sub>B</sub> | 1.2 V                 |                          |
| 100 <sub>B</sub> | 1.3 V                 | LEV1V: reset request     |
| 101 <sub>B</sub> | 1.4 V                 | LEV2V: interrupt request |
| 110 <sub>B</sub> | 1.5 V                 |                          |
| 111 <sub>B</sub> | 1.6 V                 |                          |


1) The indicated default levels are selected automatically after a power reset.

## 4.6 AC Parameters


These parameters describe the dynamic behavior of the XE164.

### 4.6.1 Testing Waveforms

These values are used for characterization and production testing (except pin XTAL1).



**Figure 16 Input Output Waveforms**




**Figure 17 Floating Waveforms**

**Table 30 External Bus Cycle Timing for Lower Voltage Range  
(Operating Conditions apply)**

| Parameter                                                                                     | Symbol      | Limits |      |      | Unit | Note |
|-----------------------------------------------------------------------------------------------|-------------|--------|------|------|------|------|
|                                                                                               |             | Min.   | Typ. | Max. |      |      |
| Output valid delay for:<br>$\overline{\text{RD}}$ , $\overline{\text{WR}}(\text{L}/\text{H})$ | $t_{10}$ CC | –      |      | 20   | ns   |      |
| Output valid delay for:<br>$\overline{\text{BHE}}$ , ALE                                      | $t_{11}$ CC | –      |      | 20   | ns   |      |
| Output valid delay for:<br>A23 ... A16, A15 ... A0 (on P0/P1)                                 | $t_{12}$ CC | –      |      | 22   | ns   |      |
| Output valid delay for:<br>A15 ... A0 (on P2/P10)                                             | $t_{13}$ CC | –      |      | 22   | ns   |      |
| Output valid delay for:<br>$\overline{\text{CS}}$                                             | $t_{14}$ CC | –      |      | 20   | ns   |      |
| Output valid delay for:<br>D15 ... D0 (write data, MUX-mode)                                  | $t_{15}$ CC | –      |      | 21   | ns   |      |
| Output valid delay for:<br>D15 ... D0 (write data, DEMUX-mode)                                | $t_{16}$ CC | –      |      | 21   | ns   |      |
| Output hold time for:<br>$\overline{\text{RD}}$ , $\overline{\text{WR}}(\text{L}/\text{H})$   | $t_{20}$ CC | 0      |      | 10   | ns   |      |
| Output hold time for:<br>$\overline{\text{BHE}}$ , ALE                                        | $t_{21}$ CC | 0      |      | 10   | ns   |      |
| Output hold time for:<br>A23 ... A16, A15 ... A0 (on P2/P10)                                  | $t_{23}$ CC | 0      |      | 10   | ns   |      |
| Output hold time for:<br>$\overline{\text{CS}}$                                               | $t_{24}$ CC | 0      |      | 10   | ns   |      |
| Output hold time for:<br>D15 ... D0 (write data)                                              | $t_{25}$ CC | 0      |      | 10   | ns   |      |
| Input setup time for:<br>READY, D15 ... D0 (read data)                                        | $t_{30}$ SR | 29     |      | –    | ns   |      |
| Input hold time for:<br>READY, D15 ... D0 (read data) <sup>1)</sup>                           | $t_{31}$ SR | -6     |      | –    | ns   |      |

1) Read data are latched with the same internal clock edge that triggers the address change and the rising edge of  $\overline{\text{RD}}$ . Address changes before the end of  $\overline{\text{RD}}$  have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of  $\overline{\text{RD}}$ .




**Figure 24**     **READY Timing**


*Note: If the READY input is sampled inactive at the indicated sampling point ("Not Rdy") a READY-controlled waitstate is inserted ( $tp_{RDY}$ ), sampling the READY input active at the indicated sampling point ("Ready") terminates the currently running bus cycle.*

*Note the different sampling points for synchronous and asynchronous READY. This example uses one mandatory waitstate (see  $tp_E$ ) before the READY input value is used.*

### Master Mode Timing



### Slave Mode Timing



Transmit Edge: with this clock edge transmit data is shifted to transmit data output

Receive Edge: with this clock edge receive data at receive data input is latched

Drawn for BRGH.SCLKCFG = 00<sub>B</sub>. Also valid for for SCLKCFG = 01<sub>B</sub> with inverted SCLKOUT signal

USIC\_SSC\_TMGX.VSD

**Figure 25 USIC - SSC Master/Slave Mode Timing**

*Note: This timing diagram shows a standard configuration where the slave select signal is low-active and the serial clock signal is not shifted and not inverted.*

### 4.6.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

*Note: These parameters are not subject to production test but verified by design and/or characterization.*

**Table 33 JTAG Interface Timing Parameters**  
(Operating Conditions apply)

| Parameter                                                      | Symbol      | Values |      |      | Unit | Note / Test Condition |
|----------------------------------------------------------------|-------------|--------|------|------|------|-----------------------|
|                                                                |             | Min.   | Typ. | Max. |      |                       |
| TCK clock period                                               | $t_1$ SR    | 60     | 50   | —    | ns   | —                     |
| TCK high time                                                  | $t_2$ SR    | 16     | —    | —    | ns   | —                     |
| TCK low time                                                   | $t_3$ SR    | 16     | —    | —    | ns   | —                     |
| TCK clock rise time                                            | $t_4$ SR    | —      | —    | 8    | ns   | —                     |
| TCK clock fall time                                            | $t_5$ SR    | —      | —    | 8    | ns   | —                     |
| TDI/TMS setup to TCK rising edge                               | $t_6$ SR    | 6      | —    | —    | ns   | —                     |
| TDI/TMS hold after TCK rising edge                             | $t_7$ SR    | 6      | —    | —    | ns   | —                     |
| TDO valid after TCK falling edge <sup>1)</sup>                 | $t_8$ CC    | —      | —    | 30   | ns   | $C_L = 50$ pF         |
|                                                                | $t_8$ CC    | 10     | —    | —    | ns   | $C_L = 20$ pF         |
| TDO high imped. to valid from TCK falling edge <sup>1)2)</sup> | $t_9$ CC    | —      | —    | 30   | ns   | $C_L = 50$ pF         |
| TDO valid to high imped. from TCK falling edge <sup>1)</sup>   | $t_{10}$ CC | —      | —    | 30   | ns   | $C_L = 50$ pF         |

1) The falling edge on TCK is used to generate the TDO timing.

2) The setup time for TDO is given implicitly by the TCK cycle time.