

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Not For New Designs
Core Processor	C166SV2
Core Size	16-Bit
Speed	66MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-3
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xe164f24f66lacfxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin	Symbol	Ctrl.	Туре	Function				
23	P5.2	I	In/A	Bit 2 of Port 5, General Purpose Input				
	ADC0_CH2	I	In/A	Analog Input Channel 2 for ADC0				
	TDI_A	I	In/A	JTAG Test Data Input				
24	P5.3	I	In/A	Bit 3 of Port 5, General Purpose Input				
	ADC0_CH3	I	In/A	Analog Input Channel 3 for ADC0				
	T3IN	I	In/A	GPT1 Timer T3 Count/Gate Input				
28	P5.4	I	In/A	Bit 4 of Port 5, General Purpose Input				
	ADC0_CH4	I	In/A	Analog Input Channel 4 for ADC0				
	T3EUD	I	In/A	GPT1 Timer T3 External Up/Down Control Input				
	TMS_A	I	In/A	JTAG Test Mode Selection Input				
29	P5.5	I	In/A	Bit 5 of Port 5, General Purpose Input				
	ADC0_CH5	I	In/A	Analog Input Channel 5 for ADC0				
	CCU60_ T12HRB	I	In/A	External Run Control Input for T12 of CCU60				
30	P5.8	I	In/A	Bit 8 of Port 5, General Purpose Input				
	ADC0_CH8	I	In/A	Analog Input Channel 8 for ADC0				
	CCU6x_ T12HRC	I	In/A	External Run Control Input for T12 of CCU6x				
	CCU6x_ T13HRC	I	In/A	External Run Control Input for T13 of CCU6x				
31	P5.9	I	In/A	Bit 9 of Port 5, General Purpose Input				
	ADC0_CH9	I	In/A	Analog Input Channel 9 for ADC0				
	CC2_T7IN	I	In/A	CAPCOM2 Timer T7 Count Input				
32	P5.10	I	In/A	Bit 10 of Port 5, General Purpose Input				
	ADC0_CH10	I	In/A	Analog Input Channel 10 for ADC0				
	BRKIN_A	I	In/A	OCDS Break Signal Input				
33	P5.11	I	In/A	Bit 11 of Port 5, General Purpose Input				
	ADC0_CH11	I	In/A	Analog Input Channel 11 for ADC0				
34	P5.13	I	In/A	Bit 13 of Port 5, General Purpose Input				
	ADC0_CH13	I	In/A	Analog Input Channel 13 for ADC0				
	EX0BINB	1	In/A	External Interrupt Trigger Input				



Table	Table 4Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
47	P4.2	O0 / I	St/B	Bit 2 of Port 4, General Purpose Input/Output			
	TxDC2	02	St/B	CAN Node 2 Transmit Data Output			
	CC2_26	O3 / I	St/B	CAPCOM2 CC26IO Capture Inp./ Compare Out.			
	CS2	ОН	St/B	External Bus Interface Chip Select 2 Output			
_	T2IN	I	St/B	GPT1 Timer T2 Count/Gate Input			
48	P2.6	O0 / I	St/B	Bit 6 of Port 2, General Purpose Input/Output			
	U0C0_ SELO0	01	St/B	USIC0 Channel 0 Select/Control 0 Output			
	U0C1_ SELO1	O2	St/B	USIC0 Channel 1 Select/Control 1 Output			
	CC2_19	O3 / I	St/B	CAPCOM2 CC19IO Capture Inp./ Compare Out.			
	A19	OH	St/B	External Bus Interface Address Line 19			
	U0C0_DX2D	I	St/B	USIC0 Channel 0 Shift Control Input			
	RxDC0D	I	St/B	CAN Node 0 Receive Data Input			
49	P4.3	O0 / I	St/B	Bit 3 of Port 4, General Purpose Input/Output			
	CC2_27	O3 / I	St/B	CAPCOM2 CC27IO Capture Inp./ Compare Out.			
	CS3	OH	St/B	External Bus Interface Chip Select 3 Output			
	RxDC2A	I	St/B	CAN Node 2 Receive Data Input			
	T2EUD	I	St/B	GPT1 Timer T2 External Up/Down Control Input			
53	P0.0	O0 / I	St/B	Bit 0 of Port 0, General Purpose Input/Output			
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output			
	CCU61_ CC60	O3 / I	St/B	CCU61 Channel 0 Input/Output			
	A0	OH	St/B	External Bus Interface Address Line 0			
	U1C0_DX0A	I	St/B	USIC1 Channel 0 Shift Data Input			



Tabl	e 4 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
54	P2.7	O0 / I	St/B	Bit 7 of Port 2, General Purpose Input/Output
	U0C1_ SELO0	01	St/B	USIC0 Channel 1 Select/Control 0 Output
	U0C0_ SELO1	O2	St/B	USIC0 Channel 0 Select/Control 1 Output
	CC2_20	O3 / I	St/B	CAPCOM2 CC20IO Capture Inp./ Compare Out.
	A20	OH	St/B	External Bus Interface Address Line 20
	U0C1_DX2C	I	St/B	USIC0 Channel 1 Shift Control Input
	RxDC1C	I	St/B	CAN Node 1 Receive Data Input
55	P0.1	00 / 1	St/B	Bit 1 of Port 0, General Purpose Input/Output
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output
	CCU61_ CC61	O3 / I	St/B	CCU61 Channel 1 Input/Output
	A1	OH	St/B	External Bus Interface Address Line 1
	U1C0_DX0B	I	St/B	USIC1 Channel 0 Shift Data Input
	U1C0_DX1A	I	St/B	USIC1 Channel 0 Shift Clock Input
56	P2.8	O0 / I	DP/B	Bit 8 of Port 2, General Purpose Input/Output
	U0C1_ SCLKOUT	01	DP/B	USIC0 Channel 1 Shift Clock Output
	EXTCLK	O2	DP/B	Programmable Clock Signal Output
	CC2_21	O3 / I	DP/B	CAPCOM2 CC21IO Capture Inp./ Compare Out.
	A21	OH	DP/B	External Bus Interface Address Line 21
	U0C1_DX1D	I	DP/B	USIC0 Channel 1 Shift Clock Input
57	P2.9	O0 / I	St/B	Bit 9 of Port 2, General Purpose Input/Output
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
	TxDC1	02	St/B	CAN Node 1 Transmit Data Output
	CC2_22	O3 / I	St/B	CAPCOM2 CC22IO Capture Inp./ Compare Out.
	A22	OH	St/B	External Bus Interface Address Line 22
	CLKIN1	I	St/B	Clock Signal Input
	TCK_A	I	St/B	JTAG Clock Input



Table	Table 4Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
58	P0.2	O0 / I	St/B	Bit 2 of Port 0, General Purpose Input/Output			
	U1C0_ SCLKOUT	01	St/B	USIC1 Channel 0 Shift Clock Output			
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output			
	CCU61_ CC62	O3 / I	St/B	CCU61 Channel 2 Input/Output			
	A2	OH	St/B	External Bus Interface Address Line 2			
	U1C0_DX1B	I	St/B	USIC1 Channel 0 Shift Clock Input			
59	P10.0	O0 / I	St/B	Bit 0 of Port 10, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	CCU60_ CC60	O2 / I	St/B	CCU60 Channel 0 Input/Output			
	AD0	OH/I	St/B	External Bus Interface Address/Data Line 0			
	ESR1_2	I	St/B	ESR1 Trigger Input 2			
	U0C0_DX0A	I	St/B	USIC0 Channel 0 Shift Data Input			
	U0C1_DX0A	I	St/B	USIC0 Channel 1 Shift Data Input			
60	P10.1	O0 / I	St/B	Bit 1 of Port 10, General Purpose Input/Output			
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output			
	CCU60_ CC61	O2 / I	St/B	CCU60 Channel 1 Input/Output			
	AD1	OH/I	St/B	External Bus Interface Address/Data Line 1			
	U0C0_DX0B	I	St/B	USIC0 Channel 0 Shift Data Input			
	U0C0_DX1A	I	St/B	USIC0 Channel 0 Shift Clock Input			



Table	e 4 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
79	P10.8	O0 / I	St/B	Bit 8 of Port 10, General Purpose Input/Output
	U0C0_ MCLKOUT	01	St/B	USIC0 Channel 0 Master Clock Output
	U0C1_ SELO0	O2	St/B	USIC0 Channel 1 Select/Control 0 Output
	AD8	OH/I	St/B	External Bus Interface Address/Data Line 8
	CCU60_ CCPOS1A	1	St/B	CCU60 Position Input 1
	U0C0_DX1C	I	St/B	USIC0 Channel 0 Shift Clock Input
	BRKIN_B	I	St/B	OCDS Break Signal Input
80	P10.9	O0 / I	St/B	Bit 9 of Port 10, General Purpose Input/Output
	U0C0_ SELO4	O1	St/B	USIC0 Channel 0 Select/Control 4 Output
	U0C1_ MCLKOUT	O2	St/B	USIC0 Channel 1 Master Clock Output
	AD9	OH/I	St/B	External Bus Interface Address/Data Line 9
	CCU60_ CCPOS2A	1	St/B	CCU60 Position Input 2
	TCK_B	I	St/B	JTAG Clock Input
81	P1.1	O0 / I	St/B	Bit 1 of Port 1, General Purpose Input/Output
	CCU62_ COUT62	O1	St/B	CCU62 Channel 2 Output
	U1C0_ SELO5	O2	St/B	USIC1 Channel 0 Select/Control 5 Output
	U2C1_DOUT	O3	St/B	USIC2 Channel 1 Shift Data Output
	A9	OH	St/B	External Bus Interface Address Line 9
	ESR2_3	1	St/B	ESR2 Trigger Input 3
	EX1BINA	1	St/B	External Interrupt Trigger Input
	U2C1_DX0C	Ι	St/B	USIC2 Channel 1 Shift Data Input



Table	Table 4Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
89	P10.14	O0 / I	St/B	Bit 14 of Port 10, General Purpose Input/Output					
	U1C0_ SELO1	01	St/B	USIC1 Channel 0 Select/Control 1 Output					
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output					
	RD	OH	St/B	External Bus Interface Read Strobe Output					
	ESR2_2	I	St/B	ESR2 Trigger Input 2					
	U0C1_DX0C	I	St/B	USIC0 Channel 1 Shift Data Input					
	RxDC3C	I	St/B	CAN Node 3 Receive Data Input					
90	P1.4	O0 / I	St/B	Bit 4 of Port 1, General Purpose Input/Output					
	CCU62_ COUT61	01	St/B	CCU62 Channel 1 Output					
	U1C1_ SELO4	O2	St/B	USIC1 Channel 1 Select/Control 4 Output					
	U2C0_ SELO5	O3	St/B	USIC2 Channel 0 Select/Control 5 Output					
	A12	OH	St/B	External Bus Interface Address Line 12					
_	U2C0_DX2B	I	St/B	USIC2 Channel 0 Shift Control Input					
91	P10.15	O0 / I	St/B	Bit 15 of Port 10, General Purpose Input/Output					
	U1C0_ SELO2	01	St/B	USIC1 Channel 0 Select/Control 2 Output					
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output					
	U1C0_DOUT	O3	St/B	USIC1 Channel 0 Shift Data Output					
	ALE	OH	St/B	External Bus Interf. Addr. Latch Enable Output					
_	U0C1_DX1C	I	St/B	USIC0 Channel 1 Shift Clock Input					
92	P1.5	O0 / I	St/B	Bit 5 of Port 1, General Purpose Input/Output					
	CCU62_ COUT60	01	St/B	CCU62 Channel 0 Output					
	U1C1_ SELO3	O2	St/B	USIC1 Channel 1 Select/Control 3 Output					
	BRKOUT	O3	St/B	OCDS Break Signal Output					
	A13	OH	St/B	External Bus Interface Address Line 13					
	U2C0_DX0C	I	St/B	USIC2 Channel 0 Shift Data Input					



Table	Table 4Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
93	P1.6	O0 / I	St/B	Bit 6 of Port 1, General Purpose Input/Output			
	CCU62_ CC61	01/1	St/B	CCU62 Channel 1 Input/Output			
	U1C1_ SELO2	O2	St/B	USIC1 Channel 1 Select/Control 2 Output			
	U2C0_DOUT	O3	St/B	USIC2 Channel 0 Shift Data Output			
	A14	OH	St/B	External Bus Interface Address Line 14			
	U2C0_DX0D	I	St/B	USIC2 Channel 0 Shift Data Input			
94	P1.7	O0 / I	St/B	Bit 7 of Port 1, General Purpose Input/Output			
	CCU62_ CC60	01/1	St/B	CCU62 Channel 0 Input/Output			
	U1C1_ MCLKOUT	O2	St/B	USIC1 Channel 1 Master Clock Output			
	U2C0_ SCLKOUT	O3	St/B	USIC2 Channel 0 Shift Clock Output			
	A15	OH	St/B	External Bus Interface Address Line 15			
	U2C0_DX1C	I	St/B	USIC2 Channel 0 Shift Clock Input			
95	XTAL2	0	Sp/1	Crystal Oscillator Amplifier Output			
96	XTAL1	I	Sp/1	Crystal Oscillator Amplifier Input To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Voltages on XTAL1 must comply to the core supply voltage V_{DDI1} .			
97	PORST	1	In/B	Power On Reset Input A low level at this pin resets the XE164 completely. A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 120 ns. An internal pullup device will hold this pin high when nothing is driving it.			



3.1 Memory Subsystem and Organization

The memory space of the XE164 is configured in the von Neumann architecture. In this architecture all internal and external resources, including code memory, data memory, registers and I/O ports, are organized in the same linear address space.

Address Area	Start Loc.	End Loc.	Area Size ¹⁾	Notes
IMB register space	FF'FF00 _H	FF'FFFF _H	256 Bytes	-
Reserved (Access trap)	F0'0000 _H	FF'FEFF _H	<1 Mbyte	Minus IMB registers
Reserved for EPSRAM	E9'0000 _H	EF'FFFF _H	448 Kbytes	Mirrors EPSRAM
Emulated PSRAM	E8'0000 _H	E8'FFFF _H	64 Kbytes	Flash timing
Reserved for PSRAM	E1'0000 _H	E7'FFFF _H	448 Kbytes	Mirrors PSRAM
Program SRAM	E0'0000 _H	E0'FFFF _H	64 Kbytes	Maximum speed
Reserved for pr. mem.	CC'0000 _H	DF'FFFF _H	<1.25 Mbytes	-
Program Flash 2	C8'0000 _H	CB'FFFF _H	256 Kbytes	-
Program Flash 1	C4'0000 _H	C7'FFFF _H	256 Kbytes	-
Program Flash 0	C0'0000 _H	C3'FFFF _H	256 Kbytes	2)
External memory area	40'0000 _H	BF'FFFF _H	8 Mbytes	-
Available Ext. IO area ³⁾	20'5800 _H	3F'FFFF _H	< 2 Mbytes	Minus USIC/CAN
USIC registers	20'4000 _H	20'57FF _H	6 Kbytes	Accessed via EBC
MultiCAN registers	20'0000 _H	20'3FFF _H	16 Kbytes	Accessed via EBC
External memory area	01'0000 _H	1F'FFFF _H	< 2 Mbytes	Minus segment 0
SFR area	00'FE00 _H	00'FFFF _H	0.5 Kbyte	-
Dual-Port RAM	00'F600 _H	00'FDFF _H	2 Kbytes	-
Reserved for DPRAM	00'F200 _H	00'F5FF _H	1 Kbyte	-
ESFR area	00'F000 _H	00'F1FF _H	0.5 Kbyte	-
XSFR area	00'E000 _H	00'EFFF _H	4 Kbytes	-
Data SRAM	00'A000 _H	00'DFFF _H	16 Kbytes	-
Reserved for DSRAM	00'8000 _H	00'9FFF _H	8 Kbytes	-
External memory area	00'000 _H	00'7FFF _H	32 Kbytes	-

Table 5XE164 Memory Map

1) The areas marked with "<" are slightly smaller than indicated. See column "Notes".

2) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0'F000_H to C0'FFFF_H).

3) Several pipeline optimizations are not active within the external IO area. This is necessary to control external peripherals properly.



3.2 External Bus Controller

All external memory access operations are performed by a special on-chip External Bus Controller (EBC). The EBC also controls access to resources connected to the on-chip LXBus (MultiCAN and the USIC modules). The LXBus is an internal representation of the external bus that allows access to integrated peripherals and modules in the same way as to external components.

The EBC can be programmed either to Single Chip Mode, when no external memory is required, or to an external bus mode with the following selections¹⁾:

- Address Bus Width with a range of 0 ... 24-bit
- Data Bus Width 8-bit or 16-bit
- Bus Operation Multiplexed or Demultiplexed

The bus interface uses Port 10 and Port 2 for addresses and data. In the demultiplexed bus modes, the lower addresses are output separately on Port 0 and Port 1. The number of active segment address lines is selectable, restricting the external address space to 8 Mbytes ... 64 Kbytes. This is required when interface lines shall be assigned to Port 2.

Up to four external \overline{CS} signals (three windows plus default) can be generated and output on Port 4 in order to save external glue logic. External modules can be directly connected to the common address/data bus and their individual select lines.

Important timing characteristics of the external bus interface are programmable (with registers TCONCSx/FCONCSx) to allow the user to adapt it to a wide range of different types of memories and external peripherals.

Access to very slow memories or modules with varying access times is supported by a special 'Ready' function. The active level of the control input signal is selectable.

In addition, up to four independent address windows may be defined (using registers ADDRSELx) to control access to resources with different bus characteristics. These address windows are arranged hierarchically where window 4 overrides window 3, and window 2 overrides window 1. All accesses to locations not covered by these four address windows are controlled by TCONCS0/FCONCS0. The currently active window can generate a chip select signal.

The external bus timing is based on the rising edge of the reference clock output CLKOUT. The external bus protocol is compatible with that of the standard C166 Family.

¹⁾ Bus modes are switched dynamically if several address windows with different mode settings are used.



When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the compare mode selected.



3.7 Capture/Compare Units CCU6x

The XE164 features up to three CCU6 units (CCU60, CCU61, CCU62).

The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with several CCU6 modules.

The module provides two independent timers (T12, T13), that can be used for PWM generation, especially for AC motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, where each channel can be used either as a capture or as a compare channel.
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Many interrupt request sources
- Hysteresis-like control mode
- Automatic start on a HW event (T12HR, for synchronization purposes)

Timer 13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Can be synchronized to T12
- Interrupt generation at period match and compare match
- Single-shot mode supported
- Automatic start on a HW event (T13HR, for synchronization purposes)

Additional Features

- Block commutation for brushless DC drives implemented
- Position detection via Hall sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC drives
- Output levels can be selected and adapted to the power stage






Figure 6 CCU6 Block Diagram

Timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined. Timer T13 can work in compare mode only. The multi-channel control unit generates output patterns that can be modulated by timer T12 and/or timer T13. The modulation sources can be selected and combined for signal modulation.



3.13 Watchdog Timer

The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after an application reset of the chip. It can be disabled and enabled at any time by executing the instructions DISWDT and ENWDT respectively. The software has to service the Watchdog Timer before it overflows. If this is not the case because of a hardware or software failure, the Watchdog Timer overflows, generating a prewarning interrupt and then a reset request.

The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384 or 256. The Watchdog Timer register is set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the Watchdog Timer is reloaded and the prescaler is cleared.

Time intervals between 3.2 μ s and 13.4 s can be monitored (@ 80 MHz). The default Watchdog Timer interval after power-up is 6.5 ms (@ 10 MHz).

3.14 Clock Generation

The Clock Generation Unit can generate the system clock signal f_{SYS} for the XE164 from a number of external or internal clock sources:

- External clock signals with pad or core voltage levels
- External crystal using the on-chip oscillator
- On-chip clock source for operation without crystal
- Wake-up clock (ultra-low-power) to further reduce power consumption

The programmable on-chip PLL with multiple prescalers generates a clock signal for maximum system performance from standard crystals or from the on-chip clock source. See also **Section 4.6.2**.

The Oscillator Watchdog (OWD) generates an interrupt if the crystal oscillator frequency falls below a certain limit or stops completely. In this case, the system can be supplied with an emergency clock to enable operation even after an external clock failure.

All available clock signals can be output on one of two selectable pins.



Table 10Instruction Set Summary (cont'd)						
Mnemonic	Description	Bytes				
NOP	Null operation	2				
CoMUL/CoMAC	Multiply (and accumulate)	4				
CoADD/CoSUB	Add/Subtract	4				
Co(A)SHR	(Arithmetic) Shift right	4				
CoSHL	Shift left	4				
CoLOAD/STORE	Load accumulator/Store MAC register	4				
CoCMP	Compare	4				
CoMAX/MIN	Maximum/Minimum	4				
CoABS/CoRND	Absolute value/Round accumulator	4				
CoMOV	Data move	4				
CoNEG/NOP	Negate accumulator/Null operation	4				

1) The Enter Power Down Mode instruction is not used in the XE164, due to the enhanced power control scheme. PWRDN will be correctly decoded, but will trigger no action.



4.2.1 DC Parameters for Upper Voltage Area

These parameters apply to the upper IO voltage range, 4.5 V $\leq V_{\text{DDP}} \leq$ 5.5 V.

Note / Parameter Symbol Values Unit **Test Condition** Min. Тур. Max. V Input low voltage V_{\parallel} SR -0.3 $0.3 \times$ _ _ (all except XTAL1) $V_{\rm DDP}$ $V_{\rm IH}\,{\rm SR}$ Input high voltage 0.7 × V V_{DDP} _ _ (all except XTAL1) + 0.3 V_{DDP} Input Hysteresis²⁾ HYS CC 0.11 V V_{DDP} in [V], _ _ Series $\times V_{\text{DDP}}$ resistance = 0Ω $I_{\rm OL} \leq I_{\rm OLmax}^{3)}$ V_{OI} CC V Output low voltage 1.0 _ _ $I_{\rm OL} \leq I_{\rm OLnom}^{3)4)}$ V Output low voltage V_{OI} CC 0.4 $I_{OH} \ge I_{OHmax}^{3)}$ $V_{\rm OH}$ CC Output high voltage⁵⁾ V $V_{\rm DDP}$ _ - 1.0 $I_{\text{OH}} \ge I_{\text{OHnom}}^{3)4)}$ V_{OH} CC Output high voltage⁵⁾ $V_{\rm DDP}$ V _ _ - 0.4 $0 V < V_{IN} < V_{DDP}$ Input leakage current I_{O71} CC _ ±10 ±200 nA (Port 5, Port 15)⁶⁾ $T_{\rm J} \le 110^{\circ} {\rm C},$ Input leakage current I_{072} CC _ ± 0.2 ±5 μA (all other)⁶⁾⁷⁾ $0.45 V < V_{INI}$ $< V_{\rm DDP}$ $V_{\mathsf{PIN}} \ge V_{\mathsf{IH}} \ (\mathsf{up})^{\mathsf{8}}$ Pull level keep current ±30 μA I_{PLK} _ _ $V_{\text{PIN}} \le V_{\text{IL}}$ (dn) $V_{\mathsf{PIN}} \le V_{\mathsf{IL}} \ (\mathsf{up})^{\mathsf{8}}$ Pull level force current I_{PLF} ±250 _ _ μA $V_{\text{PIN}} \ge V_{\text{IH}} (\text{dn})$ Pin capacitance⁹⁾ $C_{\rm IO}$ CC 10 pF _ _ (digital inputs/outputs)

Table 14DC Characteristics for Upper Voltage Range
(Operating Conditions apply)¹⁾

1) Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

 Not subject to production test - verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions.

 The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 13, Current Limits for Port Output Drivers. The limit for pin groups must be respected.






Figure 13 Supply Current in Active Mode as a Function of Frequency



Table 18A/D Converter Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Limi	t Values	Unit	Test
			Min.	Max.		Condition
Switched capacitance of the reference input	C_{AREFS}	CC	_	7	pF	6)7)
Resistance of the reference input path	R _{AREF}	CC	_	2	kΩ	6)7)

1) TUE is tested at $V_{AREFx} = V_{DDPA}$, $V_{AGND} = 0$ V. It is verified by design for all other voltages within the defined voltage range.

The specified TUE is valid only if the absolute sum of input overload currents on Port 5 or Port 15 pins (see I_{OV} specification) does not exceed 10 mA, and if V_{AREF} and V_{AGND} remain stable during the measurement time.

- V_{AIN} may exceed V_{AGND} or V_{AREFx} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.
- 3) The limit values for f_{ADCI} must not be exceeded when selecting the peripheral frequency and the prescaler setting.
- 4) This parameter includes the sample time (also the additional sample time specified by STC), the time to determine the digital result and the time to load the result register with the conversion result. Values for the basic clock t_{ADCI} depend on programming and are found in Table 19.
- 5) The total unadjusted error TUE is the maximum deviation from the ideal ADC transfer curve, not the sum of individual errors.

All error specifications are based on measurement methods standardized by IEEE 1241.2000.

- 6) Not subject to production test verified by design/characterization.
- 7) These parameter values cover the complete operating range. Under relaxed operating conditions (temperature, supply voltage) typical values can be used for calculation. At room temperature and nominal supply voltage the following typical values can be used:

 $C_{AINTtyp}$ = 12 pF, $C_{AINStyp}$ = 5 pF, R_{AINtyp} = 1.0 k Ω , $C_{AREFTtyp}$ = 15 pF, $C_{AREFStyp}$ = 10 pF, $R_{AREFtyp}$ = 1.0 k Ω .




Figure 15 Equivalent Circuitry for Analog Inputs



4.6.3 External Clock Input Parameters

These parameters specify the external clock generation for the XE164. The clock can be generated in two ways:

- By connecting a crystal or ceramic resonator to pins XTAL1/XTAL2.
- By supplying an **external clock signal**. This clock signal can be supplied either to pin XTAL1 (core voltage domain) or to pin CLKIN1 (IO voltage domain).

If connected to CLKIN1, the input signal must reach the defined input levels $V_{\rm IL}$ and $V_{\rm IH}$. In connected to XTAL1, a minimum amplitude $V_{\rm AX1}$ (peak-to-peak voltage) is sufficient for the operation of the on-chip oscillator.

Note: The given clock timing parameters $(t_1 \dots t_4)$ are only valid for an external clock input signal.

Parameter	Symbol	L	imit Val	ues	Unit	Note / Test	
		Min.	Тур.	Max.		Condition	
Input voltage range limits for signal on XTAL1	$V_{\rm IX1}$ SR	-1.7 + V _{DDI}	-	1.7	V	1)	
Input voltage (amplitude) on XTAL1	$V_{AX1}SR$	$0.3 \times V_{ m DDI}$	-	-	V	Peak-to-peak voltage ²⁾	
XTAL1 input current	I _{IL} CC	_	-	±20	μA	$0 \vee \langle V_{\rm IN} \langle V_{\rm DI} \rangle$	
Oscillator frequency	$f_{\rm OSC}$ CC	4	-	40	MHz	Clock signal	
		4	-	16	MHz	Crystal or Resonator	
High time	t ₁ SR	6	-	-	ns		
Low time	t_2 SR	6	_	-	ns		
Rise time	t ₃ SR	_	8	8	ns		
Fall time	t_4 SR	_	8	8	ns		

Table 26External Clock Input Characteristics
(Operating Conditions apply)

1) Overload conditions must not occur on pin XTAL1.

2) The amplitude voltage V_{AX1} refers to the offset voltage V_{OFF} . This offset voltage must be stable during the operation and the resulting voltage peaks must remain within the limits defined by V_{IX1} .



Variable Memory Cycles

External bus cycles of the XE164 are executed in five consecutive cycle phases (AB, C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to the respective external module (memory, peripheral, etc.).

The duration of the access phase can optionally be controlled by the external module using the READY handshake input.

This table provides a summary of the phases and the ranges for their length.

Table 28	Programmable Bus Cy	cle Phases	(see timing di	iagrams)
----------	---------------------	------------	----------------	----------

Bus Cycle Phase	Parameter	Valid Values	Unit
Address setup phase, the standard duration of this phase (1 \dots 2 TCS) can be extended by 0 \dots 3 TCS if the address window is changed	tpAB	1 2 (5)	TCS
Command delay phase	tpC	03	TCS
Write Data setup/MUX Tristate phase	tpD	0 1	TCS
Access phase	tpE	1 32	TCS
Address/Write Data hold phase	tpF	0 3	TCS

Note: The bandwidth of a parameter (from minimum to maximum value) covers the whole operating range (temperature, voltage) as well as process variations. Within a given device, however, this bandwidth is smaller than the specified range. This is also due to interdependencies between certain parameters. Some of these interdependencies are described in additional notes (see standard timing).

Timing values are listed in **Table 29** and **Table 30**. The shaded parameters have been verified by characterization. They are not subject to production test.






Figure 24 READY Timing

Note: If the READY input is sampled inactive at the indicated sampling point ("Not Rdy") a READY-controlled waitstate is inserted (tpRDY), sampling the READY input active at the indicated sampling point ("Boady")

sampling the READY input active at the indicated sampling point ("Ready") terminates the currently running bus cycle.

Note the different sampling points for synchronous and asynchronous READY. This example uses one mandatory waitstate (see tpE) before the READY input value is used.