

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-MLP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f321-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.3. On-Chip Clock and Reset

# 1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 16 kB of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. See Figure 1.4 for the MCU system memory map.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
								0x9B					
Bit7:	CP0EN: Cor	nparator0 E	nable Bit.										
	0: Comparat	0: Comparator0 Disabled.											
	1: Comparator0 Enabled.												
Bit6:	CP0OUT: Comparator0 Output State Flag.												
	U: Voltage on CPU+ < CPU												
	1: Voltage on CP0+ > CP0												
Bit5:	CPORIF: Col	CPORIF: Comparator0 Rising-Edge Flag.											
	0: No Compa	arator0 Risi	ng Edge ha	as occurred	since this fi	lag was last	cleared.						
Dit 4	1: Comparat	oru Rising I	zage nas o	ccurrea.									
BIt4:	CPUFIF: Cor	mparatoru F	alling-Edg	e Flag.	ainaa thia f		ماممعما						
	1: Comparet	aratoro Falling	lng-⊏uge n Edge Inter	as occurred	Since this i	lag was last	cleared.						
Rite3_2		010 Failing-	cuye mien	a Hystorosi	Control Bi	ite							
Dit30-2.	00. Positive	Hvetorosis	Disablad	e riysterest		115.							
	01: Positive	Hysteresis	= 5  m/										
	10: Positive	Hysteresis	= 10  mV										
	11: Positive I	Hysteresis :	= 20 mV										
Bits1-0:	CP0HYN1-0	): Compara	tor0 Negati	ve Hvsteres	is Control E	Bits.							
	00: Negative	Hvsteresis	Disabled.	,,									
	01: Negative	Hysteresis	= 5 mV.										
	10: Negative Hysteresis = $10 \text{ mV}$ .												
	11: Negative Hysteresis = 20 mV.												

# SFR Definition 7.1. CPT0CN: Comparator0 Control



# SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

	<b>-</b> • • •	5	-	-	5.44	5.44	5.44	5		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	CMX0N	1 CMX0N0	-	-	CMX0P1	CMX0P0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0x9F		
Bits7–6:	UNUSED.	Read = $00k$	o, Write = don	i't care.						
Bits5–4:	CMX0N1-	CMX0N0: C	Comparator0 I	Negative In	put MUX S	elect.				
These bits select which Port pin is used as the Comparator0 negative input.										
	CMX0N1	CMX0N0	Negative In	put						
	0	0	P1.1							
	0	1	P1.5							
	1	0	P2.1							
	1	1	P2.5*							
Bits3–2: Bits1–0:	UNUSED. CMX0P1–0 These bits	Read = 00k CMX0P0: C select whic	o, Write = don comparator0 F h Port pin is u	i't care. Positive Inp used as the	ut MUX Sel Comparate	lect. or0 positive	input.			
	CMX0P1	CMX0P0	Positive In	put						
	0	0	P1.0	-						
	0	1	P1.4							
	1	0	P2.0							
	1	1	P2.4*							
	*Note: P2.	4 and P2.5 a	available only o	n						
	C80	51F320 devi	ices; selection							
	rese	erved on C80	51F321 device	es.						
	L									



#### 9.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51<sup>™</sup> instruction set. Table 9.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 9.3, for a detailed description of each register.

F8	SPI0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN
F0	В	P0MDIN	P1MDIN	P2MDIN	P3MDIN		EIP1	EIP2
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC
E0	ACC	XBR0	XBR1		IT01CF		EIE1	EIE2
80	PCAOCN		PCA0CPM	PCA0CPM	PCA0CPM	PCA0CPM	PCA0CPM	
00			0	1	2	3	4	
D0	PSW	REF0CN			P0SKIP	P1SKIP	P2SKIP	USB0XCN
C8	TMR2CN	REG0CN	TMR2RLL	TMR2RLH	TMR2L	TMR2H		
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	
B8	IP	CLKMUL	AMX0N	AMX0P	ADC0CF	ADC0L	ADC0H	
B0	P3	OSCXCN	OSCICN	OSCICL			FLSCL	FLKEY
A8	IE	CLKSEL	EMI0CN					
A0	P2	SPI0CFG	SPI0CKR	SPI0DAT	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
98	SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H	USB0ADR	USB0DAT
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
-	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

#### Table 9.2. Special Function Register (SFR) Memory Map

(bit addressable)

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	Ν	Ν	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	Ν	N	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	Ν	ET3 (EIE1.7)	PT3 (EIP1.7)
VBUS Level	0x007B	15	N/A	N/A	N/A	EVBUS (EIE2.0)	PVBUS (EIP2.0)

Table 9.4. Interrupt Summary (Continued)

## 9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



# SFR Definition 10.2. RSTSRC: Reset Source

R/W	R	R/W	R/W	R	R/W	R/W	R	Reset Value				
USBRS	F FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xEF				
Bit7:	USBRSF: US	SB Reset F	ag									
	0: Read: Las	st reset was	not a USB	reset; Writ	e: USB rese	ets disablec	l.					
DVA	1: Read: Las	st reset was	a USB res	et; Write: L	JSB resets e	enabled.						
Bit6:	FERROR: FI	lash Error Ir	ndicator.									
	1. Source of last reset was a Flash read/write/erase error											
Rit5.	1: Source of last reset was a Flash read/write/erase error.											
DID.	OURGER. COMPARATION Reset and Play. 0: Read: Source of last reset was not Comparator(): Write: Comparator() is not a reset											
	o. Reau. Source of last reset was not Comparatoro; write: Comparatoro is not a reset source											
	1: <b>Read:</b> So	urce of last	reset was (	Comparator	0: Write: Co	omparator0	is a reset	source				
	(active-low).				-,							
Bit4:	SWRSF: Software Reset Force and Flag.											
	0: Read: So	urce of last	reset was r	not a write to	o the SWRS	SF bit; <b>Write</b>	e: No Effec	t.				
	1: Read: So	urce of last	was a write	e to the SWI	RSF bit; <b>Wr</b> i	ite: Forces	a system r	eset.				
Bit3:	WDTRSF: W	/atchdog Tii	mer Reset	Flag.								
	0: Source of	last reset w	as not a W	DT timeout								
DVA	1: Source of	last reset w	as a WDT	timeout.								
Bit2:	MCDRSF: M	lissing Cloc	k Detector	Flag.								
	0: Read: Sol	urce of last	reset was r	not a Missin	g Clock Det	ector timeo	ut; <b>write:</b>	viissing				
	1: Pood: Sou	tor disabled	rocot was r	Missing C	lock Dotoct	or timoqut: I	Mrito: Mice	sing Clock				
	Detector ena	abled triage	re a reset i	f a missing C	clock condit	tion is detec	Mille. 19115:					
Bit1.	PORSE PON	ver-On / VF	D Monitor	Reset Flag			leu.					
Ditti	This bit is se	t anvtime a	power-on i	reset occurs	s. Writina thi	s bit selects	s/deselects	the VDD				
	monitor as a	reset sourc	e. Note: w	riting '1' to	this bit bef	ore the VD	D monitor	is enabled				
	and stabilize	ed can cau	se a syste	m reset. Se	e register V	/DM0CN (F	igure 10.1	).				
	0: Read: Las	st reset was	not a pow	er-on or VD	D monitor re	eset; Write:	VDD mon	itor is not a				
	reset source											
	1: Read: Las	st reset was	a power-o	n or VDD m	onitor reset	; all other re	eset flags i	ndetermi-				
	nate; Write:	VDD monit	or is a rese	t source.								
Bit0:	PINRSF: HV	V Pin Reset	Flag.	<b>_</b> .								
	0: Source of	last reset w	as not /RS	l pin.								
	1: Source of	iast reset w	as/RSI pi	n.								
Note: Fo read), rea bits: USE	r bits that ac ad-modify-wi 3RSF, C0RSE	t as both re rite instruc EF, SWRSF,	eset sourc tions read MCDRSF,	e enables ( and modif PORSF.	on a write) y the sourc	and reset e enable o	indicator f nly. This a	ilags (on a applies to				



# Table 10.1. Reset Electrical Characteristics

-40°C to +85°C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
/RST Output Low Voltage	$I_{OL}$ = 8.5 mA, VDD = 2.7 V to 3.6 V			0.6	V
/RST Input High Voltage		0.7 x VDD			V
/RST Input Low Voltage				0.3 x VDD	
/RST Input Pull-Up Current	/RST = 0.0 V		25	40	μA
VDD POR Threshold (V <sub>RST</sub> )		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0			μs
Minimum /RST Low Time to Generate a System Reset		15			μs
VDD Monitor Turn-on Time		100			μs
VDD Monitor Supply Current			20	50	μA

# C8051F320/1

The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 11.2 summarizes the Flash security features of the 'F320/1 devices.

Action	C2 Debug	User Firmware e	xecuting from:
	Interface	an unlocked page	a locked page
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	FEDR	Permitted
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	FEDR	Permitted
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read contents of Lock Byte (if any page is locked)	Not Permitted	FEDR	Permitted
Erase page containing Lock Byte (if no pages are locked)	Permitted	FEDR	FEDR
Erase page containing Lock Byte - Unlock all pages (if any page is locked)	Only C2DE	FEDR	FEDR
Lock additional pages (change '1's to '0's in the Lock Byte)	Not Permitted	FEDR	FEDR
Unlock individual pages (change '0's to '1's in the Lock Byte)	Not Permitted	FEDR	FEDR
Read, Write or Erase Reserved Area	Not Permitted	FEDR	FEDR

# Table 11.2. Flash Security Summary

C2DE - C2 Device Erase (Erases all Flash pages including the page containing the Lock Byte) FEDR - Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is '1' after reset)

All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).
 Locking any Flash page also locks the page containing the Lock Byte.

- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.

- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



#### 13.3. 4x Clock Multiplier

The 4x Clock Multiplier allows a 12 MHz oscillator to generate the 48 MHz clock required for Full Speed USB communication (see Section "15.4. USB Clock Configuration" on page 146). A divided version of the Multiplier output can also be used as the system clock. See Section 13.4 for details on system clock and USB clock source selection.

The 4x Clock Multiplier is configured via the CLKMUL register. The procedure for configuring and enabling the 4x Clock Multiplier is as follows:

- 1. Reset the Multiplier by writing 0x00 to register CLKMUL.
- 2. Select the Multiplier input source via the MULSEL bits.
- 3. Enable the Multiplier with the MULEN bit (CLKMUL | = 0x80).
- 4. Delay for >5 µs.
- 5. Initialize the Multiplier with the MULINIT bit (CLKMUL | = 0xC0).
- 6. Poll for MULRDY = '1'.

Important Note: When using an external oscillator as the input to the 4x Clock Multiplier, the external source must be enabled and stable before the Multiplier is initialized. See Section 13.4 for details on selecting an external oscillator source.

#### SFR Definition 13.4. CLKMUL: Clock Multiplier Control

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value				
MULEN	I MULINIT	MULRDY	-	-	-	MUL	SEL	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
								0xB9				
D.17												
Bit7:	0: Clock Multiplier disabled											
	1: Clock Mul	tiplier enabl	leu. Iod									
Bit6 <sup>.</sup>	MULINIT: Clock Multiplier Initialize											
Bito.	This bit should be a '0' when the Clock Multiplier is enabled. Once enabled, writing a '1' to											
	this bit will initialize the Clock Multiplier. The MULRDY bit reads '1' when the Clock Multiplier											
	is stabilized.											
Bit5:	MULRDY: C	MULRDY: Clock Multiplier Ready										
	This read-or	nly bit indica	tes the stat	us of the Cl	ock Multipli	er.						
	0: Clock Mul	tiplier not re	eady.									
	1: Clock Mul	tiplier ready	(locked).	14								
BIts4–2: Dite1_0:		ad = 0000; \ look Multipli	/vrite = don	t care.								
DIIS I-0.	These hits s	elect the clo	er input Ser ock supplier	to the Clor	sk Multinlier							
						•						
	MU	LSEL	S	elected Clo	ock							
		00	In	ternal Oscil	ator							
		01	Ex	ternal Oscil	lator							
		10	Exte	ernal Oscilla	itor / 2							
		11		RESERVE	D							



# 13.4. System and USB Clock Selection

The internal oscillator requires little start-up time and may be selected as the system or USB clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.

#### 13.4.1. System Clock Selection

The CLKSL[1:0] bits in register CLKSEL select which oscillator source is used as the system clock. CLKSL[1:0] must be set to 01b for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA, USB) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal oscillator, external oscillator, and 4x Clock Multiplier so long as the selected oscillator is enabled and has settled.

#### 13.4.2. USB Clock Selection

The USBCLK[2:0] bits in register CLKSEL select which oscillator source is used as the USB clock. The USB clock may be derived from the 4x Clock Multiplier output, a divided version of the internal oscillator, or a divided version of the external oscillator. Note that the USB clock must be 48 MHz when operating USB0 as a Full Speed Function; the USB clock must be 6 MHz when operating USB0 as a Low Speed Function. See Figure 13.5 for USB clock selection options.

Some example USB clock configurations for Full and Low Speed mode are given below:

Internal Oscillator									
Clock Signal	Input Source Selection	Register Bit Settings							
USB Clock	Clock Multiplier	USBCLK = 000b							
Clock Multiplier Input	Internal Oscillator*	MULSEL = 00b							
Internal Oscillator	Divide by 1	IFCN = 11b							
External Oscillator									
Clock Signal	Input Source Selection	Register Bit Settings							
USB Clock	Clock Multiplier	USBCLK = 000b							
Clock Multiplier Input	External Oscillator	MULSEL = 01b							
External Oscillator	Crystal Oscillator Mode	XOSCMD = 110b							
	12 MHz Crystal	XFCN = 111b							
*Note: Clock Recovery must	be enabled for this configuratio	n.							

# Table 13.1. Typical USB Full Speed Clock Settings



# C8051F320/1

disabling appropriate peripherals and/or configuring clock sources for low power modes. See Section "13. Oscillators" on page 116 for more details on internal oscillator configuration, including the Suspend mode feature of the internal oscillator.

USB0 exits Suspend mode when any of the following occur: (1) Resume signaling is detected or generated, (2) Reset signaling is detected, or (3) a device or USB reset occurs. If suspended, the internal oscillator will exit Suspend mode upon any of the above listed events.

**Resume Signaling:** USB0 will exit Suspend mode if Resume signaling is detected on the bus. A Resume interrupt will be generated upon detection if enabled (RESINTE = '1'). Software may force a Remote Wakeup by writing '1' to the RESUME bit (POWER.2). When forcing a Remote Wakeup, software should write RESUME = '0' to end Resume signaling 10-15 ms after the Remote Wakeup is initiated (RESUME = '1').

**ISO Update:** When software writes '1' to the ISOUP bit (POWER.7), the ISO Update function is enabled. With ISO Update enabled, new packets written to an ISO IN endpoint will not be transmitted until a new Start-Of-Frame (SOF) is received. If the ISO IN endpoint receives an IN token before a SOF, USB0 will transmit a zero-length packet. When ISOUP = '1', ISO Update is enabled for all ISO endpoints.

**USB Enable:** USB0 is disabled following a Power-On-Reset (POR). USB0 is enabled by clearing the USBINH bit (POWER.4). Once written to '0', the USBINH can only be set to '1' by one of the following: (1) a Power-On-Reset (POR), or (2) an asynchronous USB0 reset generated by writing '1' to the USBRST bit (POWER.3).

Software should perform all USB0 configuration before enabling USB0. The configuration sequence should be performed as follows:

- Step 1. Select and enable the USB clock source.
- Step 2. Reset USB0 by writing USBRST= '1'.
- Step 3. Configure and enable the USB Transceiver.
- Step 4. Perform any USB0 function configuration (interrupts, Suspend detect).
- Step 5. Enable USB0 by writing USBINH = '0'.



# USB Register Definition 15.20. EINCSRH: USB0 IN Endpoint Control High Byte

R/W	R/W	R/W	R	R/W	R/W	R	R	Reset Value				
DBIEN	ISO	DIRSEL	-	FCDT	SPLIT	-	-	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
								0x12				
Bit7:	DBIEN: IN Endpoint Double-buffer Enable.											
	0: Double-buffering disabled for the selected IN endpoint.											
	1: Double-buffering enabled for the selected IN endpoint.											
Bit6:	ISO: Isochronous Transfer Enable.											
	This bit enables/disables isochronous transfers on the current endpoint.											
	0: Endpoint configured for bulk/interrupt transfers.											
	1: Endpoint configured for isochronous transfers.											
Bit5:	DIRSEL: En	dpoint Direc	ction Select									
	This bit is va	alid only whe	en the seled	ted FIFO is	not split (S	PLIT = '0').						
	0: Endpoint	direction se	lected as O	UT.								
	1: Endpoint	direction se	lected as IN	۱.								
Bit4:	Unused. Rea	ad = '0b'. W	rite = don't	care.								
Bit3:	FCDT: Force	e Data Togg	le.									
	0: Endpoint	data toggle	switches or	nly when an	ACK is rec	eived follow	/ing a data	packet				
	transmission	). 										
	1: Endpoint	data toggle	forced to sv	witch after e	very data pa	acket is trar	ismitted, re	egardless of				
Dire	ACK recepti	on.										
Bit2:	SPLII: FIFO	Split Enabl	е.		· ··· <del>·</del> ·							
	When SPLII	$= 1^{\prime}$ , the s	elected end		is split. The	upper half o	of the selec	ted FIFO is				
	used by the	IN endpoint	; the lower	half of the s	selected FIF	O is used b	by the OUT	endpoint.				
Bits1–0:	Unused. Rea	ad = 00b; N	/rite = don't	care.								

# 15.13. Controlling Endpoints1–3 OUT

Endpoints1-3 OUT are managed via USB registers EOUTCSRL and EOUTCSRH. All OUT endpoints can be used for Interrupt, Bulk, or Isochronous transfers. Isochronous (ISO) mode is enabled by writing '1' to the ISO bit in register EOUTCSRH. Bulk and Interrupt transfers are handled identically by hardware.

An Endpoint1-3 OUT interrupt may be generated by the following:

- 1. Hardware sets the OPRDY bit (EINCSRL.0) to '1'.
- 2. Hardware generates a STALL condition.

## 15.13.1.Endpoints1-3 OUT Interrupt or Bulk Mode

When the ISO bit (EOUTCSRH.6) = '0' the target endpoint operates in Bulk or Interrupt mode. Once an endpoint has been configured to operate in Bulk/Interrupt OUT mode (typically following an Endpoint0 SET\_INTERFACE command), hardware will set the OPRDY bit (EOUTCSRL.0) to '1' and generate an interrupt upon reception of an OUT token and data packet. The number of bytes in the current OUT data packet (the packet ready to be unloaded from the FIFO) is given in the EOUTCNTH and EOUTCNTL registers. In response to this interrupt, firmware should unload the data packet from the OUT FIFO and reset the OPRDY bit to '0'.



## 16.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	Values Read						Values Written		
Mode	Status Vector	ACKRQ ARBLOST ACK			Current SMbus State	Typical Response Options	STA	STo	ACK
	1110	0	0	х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
		0	0	0	A master data or address byte	Set STA to restart transfer.	1	0	Х
smitter		0	0	0	was transmitted; NACK received.	Abort transfer.	0	1	Х
					A master data or address byte	Load next data byte into SMB0DAT.	0	0	х
Tra						End transfer with STOP.	0	1	Х
laster	1100	0 C	0 0	0 1		End transfer with STOP and start another transfer.	1	1	х
$\geq$						Send repeated START.	1	0	Х
						Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0	х

Table 16.4. SMBus Status Decoding



## 17.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.





# 17.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



"14.1. Priority Crossbar Decoder" on page 128 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 19.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.13). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "9.3.5. Interrupt Register Descriptions" on page 90), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer		
0	Х	Х	Disabled		
1	0	Х	Enabled		
1	1	0	Disabled		
1	1	1	Enabled		
X = Dc	on't Care				

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see Figure 8.13).



Figure 19.1. T0 Mode 0 Block Diagram



#### 19.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

#### 19.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit INOPL in register INT01CF (see Section "9.3.2. External Interrupts" on page 88 for details on the external input signals /INT0 and /INT1).



Figure 19.2. T0 Mode 2 Block Diagram



#### 19.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 19.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T3ML	<b>T3XCLK</b>	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 19.9. Timer 3 8-Bit Mode Block Diagram



# C8051F320/1

## 20.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 20.1.

## **Equation 20.1. Square Wave Frequency Output**

 $F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$ 

**Note:** A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 20.7. PCA Frequency Output Mode



#### 20.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into Watchdog Timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 20.10).



# Figure 20.10. PCA Module 4 with Watchdog Timer Enabled



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
	(bit addressable) 0xD8							
Bit7:	CF: PCA Counter/Timer Overflow Flag.							
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the							
	Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector							
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware and							ware and
BKA	must be cleared by software.							
Bit6:	CR: PCA CC	ounter/lime	r Run Conti	′0I. ○ • • • • • • • /⊤:••				
	This bit enables/disables the PCA Counter/Timer. 0: PCA Counter/Timer disabled.							
Bit5.	I: FCA Counter/ Inner enabled.							
Bit4:	CCF4: PCA	Module 4 C	Capture/Con	npare Flag.				
	This bit is se	t by hardwa	are when a	match or ca	ipture occui	rs. When th	e CCF4 in	terrupt is
	enabled, set	ting this bit	causes the	CPU to veo	, tor to the P	CA interrup	ot service r	outine. This
	bit is not aut	omatically o	cleared by h	ardware ar	d must be o	cleared by s	software.	
Bit3:	CCF3: PCA	Module 3 C	apture/Con	npare Flag.				
	This bit is set by hardware when a match or capture occurs. When the CCF3 interrupt is							
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This						outine. This	
BKA	bit is not automatically cleared by hardware and must be cleared by software.							
Bit2:	CCF2: PCA	Module 2 C	apture/Con	npare Flag.				
	This bit is set by hardware when a match or capture occurs. When the CCF2 interrupt is						terrupt is	
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This bit is not automatically cleared by bardware and must be cleared by setting to the setting t							
Rit1.	bit is not automatically cleared by hardware and must be cleared by software.							
Ditt.	This hit is set by hardware when a match or canture occurs. When the CCE1 inter						terrupt is	
	enabled, set	tina this bit	causes the	CPU to ve	tor to the P	CA interruc	t service r	outine. This
	bit is not aut	omatically o	leared by h	ardware ar	d must be d	leared by s	software.	
Bit0:	CCF0: PCA	Module 0 C	apture/Con	npare Flag.		-		
	This bit is set by hardware when a match or capture occurs. When the CCF0 interrupt is enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This							terrupt is
								outine. This
	bit is not aut	omatically o	cleared by h	hardware ar	d must be o	cleared by s	software.	

