



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 32 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-BSSOP (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323lah4808c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500

Fax: 408.558.8300 www.zilog.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

©2004 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



List of Figures

| Figure 1. | Functional Block Diagram |
|------------|---|
| Figure 2. | Counter/Timers Diagram |
| Figure 3. | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration |
| Figure 4. | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration |
| Figure 5. | 40-Pin PDIP/CDIP* Pin Configuration |
| Figure 6. | 48-Pin SSOP Pin Configuration |
| Figure 7. | Test Load Diagram |
| Figure 8. | AC Timing Diagram |
| Figure 9. | Port 0 Configuration |
| Figure 10. | Port 1 Configuration |
| Figure 11. | Port 2 Configuration |
| Figure 12. | Port 3 Configuration |
| Figure 13. | Port 3 Counter/Timer Output Configuration |
| Figure 14. | Program Memory Map (32K OTP) |
| Figure 15. | Expanded Register File Architecture |
| Figure 16. | Register Pointer |
| Figure 17. | Register Pointer—Detail |
| Figure 18. | Glitch Filter Circuitry |
| - | Transmit Mode Flowchart 39 |
| Figure 20. | 8-Bit Counter/Timer Circuits |
| Figure 21. | T8_OUT in Single-Pass Mode 4 |
| Figure 22. | T8_OUT in Modulo-N Mode 4 |
| | Demodulation Mode Count Capture Flowchart 42 |
| Figure 24. | Demodulation Mode Flowchart 43 |
| Figure 25. | 16-Bit Counter/Timer Circuits |
| - | T16_OUT in Single-Pass Mode |
| Figure 27. | T16_OUT in Modulo-N Mode 45 |
| • | Ping-Pong Mode Diagram 47 |
| Figure 29. | Output Circuit |
| Figure 30. | Interrupt Block Diagram |
| • | Oscillator Configuration |
| Figure 32. | Port Configuration Register (PCON) (Write Only) |
| Figure 33. | STOP Mode Recovery Register 55 |
| Figure 34. | SCLK Circuit |



List of Tables

| Table 1. | Features | . 1 |
|-----------|--|-----|
| Table 2. | Power Connections | . 3 |
| Table 3. | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification | . 5 |
| Table 4. | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification | . 6 |
| Table 5. | 40- and 48-Pin Configuration | . 8 |
| Table 6. | Absolute Maximum Ratings | 10 |
| Table 7. | Capacitance | 11 |
| Table 8. | DC Characteristics | 11 |
| Table 9. | EPROM/OTP Characteristics | 13 |
| Table 10. | AC Characteristics | 15 |
| Table 11. | Port 3 Pin Function Summary | 21 |
| Table 12. | CTR0(D)00H Counter/Timer8 Control Register | 31 |
| Table 13. | CTR1(0D)01H T8 and T16 Common Functions | 33 |
| Table 14. | CTR2(D)02H: Counter/Timer16 Control Register | 36 |
| Table 15. | CTR3 (D)03H: T8/T16 Control Register | 37 |
| Table 16. | Interrupt Types, Sources, and Vectors | 50 |
| Table 17. | IRQ Register | 50 |
| Table 18. | SMR2(F)0DH:Stop Mode Recovery Register 2* | 56 |
| Table 19. | Stop Mode Recovery Source | 58 |
| Table 20. | Watch-Dog Timer Time Select | 61 |
| Table 21 | EPROM Selectable Ontions | 62 |

The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A $_{0\mathrm{H}}$ in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from $_{1\mathrm{H}}$ to $_{\mathrm{FH}}$ exchanges the lower 16 registers to an expanded register bank.




Figure 16. Register Pointer

Example: Z8 GP: (See Figure 15 on page 26)

R253 RP = 00h

R0 = Port 0

R1 = Port 1

R2 = Port 2

R3 = Port 3

But if:

R253 RP = 0Dh

R0 = CTRL0

R1 = CTRL1

R2 = CTRL2

R3 = Reserved

Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field | Bit Position | | Description | |
|---------------|--------------|-----|---------------------------|--|
| T8_Capture_HI | [7:0] | R/W | Captured Data - No Effect | |

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field | Bit Position | | Description | |
|---------------|--------------|-----|---------------------------|--|
| T8_Capture_L0 | [7:0] | R/W | Captured Data - No Effect | |

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

| Field | eld Bit Position | | Description | |
|----------------|------------------|-----|---------------------------|--|
| T16_Capture_HI | [7:0] | R/W | Captured Data - No Effect | |

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

| Field | Bit Position | Description |
|----------------|---------------------|-------------------------------|
| T16_Capture_LO | [7:0] | R/W Captured Data - No Effect |

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field Bit Position | | | Description |
|--------------------|-------|-----|-------------|
| T16_Data_HI | [7:0] | R/W | Data |

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 45.

Time Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

T16 Clock

This bit defines the frequency of the input signal to Counter/Timer16.

Capture_INT_Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask

Set this bit to allow an interrupt when T16 times out.

P35_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

CTR3 T8/T16 Control Register—CTR3(D)03H

Table 15 lists and briefly describes the fields for this register. This register allows the T_8 and T_{16} counters to be synchronized.

Table 15. CTR3 (D)03H: T8/T16 Control Register

| Field | Bit Position | | Value | Description |
|------------------------|--------------|-----|-------|-------------------|
| T ₁₆ Enable | 7 | R | 0* | Counter Disabled |
| | | R | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | W | 1 | Enable Counter |
| T ₈ Enable | -6 | R | 0* | Counter Disabled |
| - | | R | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | W | 1 | Enable Counter |
| Sync Mode | 5 | R/W | 0** | Disable Sync Mode |
| - | | | 1 | Enable Sync Mode |

When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level and repeats the cycle. See Figure 20.




Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.

<u>^</u>

Caution:

To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. *An initial count of 1 is not allowed (a non-function occurs).* An initial count of 0 causes TC8 to count from 0 to FFH to FEH.

into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).




Figure 23. Demodulation Mode Count Capture Flowchart






Figure 28. Ping-Pong Mode Diagram

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.




Figure 29. Output Circuit

The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.




```
FF NOP ; clear the pipeline 6F Stop ; enter Stop Mode

Or

FF NOP ; clear the pipeline 7F HALT ; enter HALT Mode
```

Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00. PCON(FH)00H



^{*} Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.



Port 0 Output Mode (D2)


Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XORgate input (Figure 35 on page 57) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/ TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBH.

Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 36). SMR2(0F)DH



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2-D4, D6 Write Only)

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.

Note: Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.

^{*} Default setting after reset

^{* *} At the XOR gate input

WDTMR During STOP (D3)

This bit determines whether or not the WDT is active during STOP Mode. Because the XTAL clock is stopped during STOP Mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during Stop. The default is 1.

EPROM Selectable Options

There are seven EPROM Selectable Options to choose from based on ROM code requirements. These options are listed in Table 21.

Table 21. EPROM Selectable Options

| Port 00–03 Pull-Ups | On/Off |
|-----------------------------------|--------|
| Port 04–07 Pull-Ups | On/Off |
| Port 10–13 Pull-Ups | On/Off |
| Port 14–17 Pull-Ups | On/Off |
| Port 20–27 Pull-Ups | On/Off |
| EPROM Protection | On/Off |
| Watch-Dog Timer at Power-On Reset | On/Off |

Voltage Brown-Out/Standby

An on-chip Voltage Comparator checks that the V_{DD} is at the required level for correct operation of the device. Reset is globally driven when V_{DD} falls below V_{BO}. A small drop in V_{DD} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. If the V_{DD} is allowed to stay above V_{RAM}, the RAM content is preserved. When the power level is returned to above V_{BO}, the device performs a POR and functions normally.

CTR2(0D)02H





Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)

SMR2(0F)0DH




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

- * Default setting after reset
- * * At the XOR gate input

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2-D4, D6 Write Only)

R248 P01M(F8H)



^{*} Default setting after reset; only P00, P01 and P07 are available in 20-pin configurations.

Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 61. 20-Pin SSOP Package Diagram



| 4KB Standard Temperature: 0° to +70°C | | | | |
|---------------------------------------|--------------------|----------------|--------------------|--|
| Part Number | Description | Part Number | Description | |
| ZGP323LSH4804C | 48-pin SSOP 4K OTP | ZGP323LSS2804C | 28-pin SOIC 4K OTP | |
| ZGP323LSP4004C | 40-pin PDIP 4K OTP | ZGP323LSH2004C | 20-pin SSOP 4K OTP | |
| ZGP323LSH2804C | 28-pin SSOP 4K OTP | ZGP323LSP2004C | 20-pin PDIP 4K OTP | |
| ZGP323LSP2804C | 28-pin PDIP 4K OTP | ZGP323LSS2004C | 20-pin SOIC 4K OTP | |

| 4KB Extended Temperature: -40° to +105°C | | | | |
|--|--------------------|----------------|--------------------|--|
| Part Number | Description | Part Number | Description | |
| ZGP323LEH4804C | 48-pin SSOP 4K OTP | ZGP323LES2804C | 28-pin SOIC 4K OTP | |
| ZGP323LEP4004C | 40-pin PDIP 4K OTP | ZGP323LEH2004C | 20-pin SSOP 4K OTP | |
| ZGP323LEH2804C | 28-pin SSOP 4K OTP | ZGP323LEP2004C | 20-pin PDIP 4K OTP | |
| ZGP323LEP2804C | 28-pin PDIP 4K OTP | ZGP323LES2004C | 20-pin SOIC 4K OTP | |

| 4KB Automotive Temperature: -40° to +125°C | | | | |
|--|--------------------|----------------|--------------------|--|
| Part Number | Description | Part Number | Description | |
| ZGP323LAH4804C | 48-pin SSOP 4K OTP | ZGP323LAS2804C | 28-pin SOIC 4K OTP | |
| ZGP323LAP4004C | 40-pin PDIP 4K OTP | ZGP323LAH2004C | 20-pin SSOP 4K OTP | |
| ZGP323LAH2804C | 28-pin SSOP 4K OTP | ZGP323LAP2004C | 20-pin PDIP 4K OTP | |
| ZGP323LAP2804C | 28-pin PDIP 4K OTP | ZGP323LAS2004C | 20-pin SOIC 4K OTP | |

Note: Replace C with G for Lead-Free Packaging

Additional Components

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|--------------------|
| ZGP323ICE01ZEM | Emulator/programmer | ZGP32300100ZPR | Programming System |



For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

Codes

ZG = ZiLOG General Purpose Family

P = OTP

323 = Family Designation

L = Voltage Range

2V to 3.6V

T = Temperature Range:

S = 0 to 70 degrees C (Standard)

E = -40 to +105 degrees C (Extended)

A = -40 to +125 degrees C (Automotive)

P = Package Type:

K = Windowed Cerdip

P = PDIP

H = SSOP

S = SOIC

= Number of Pins

CC = Memory Size

M = Packaging Options

C = Non Lead-Free

G = Lead-Free

E = CDIP



| D | functional description |
|---|---|
| DC characteristics 11 | counter/timer functional blocks 38 |
| demodulation mode | CTR(D)01h register 33 |
| count capture flowchart 42 | CTR0(D)00h register 31 |
| flowchart 43 | CTR2(D)02h register 35 |
| T16 45 | CTR3(D)03h register 37 |
| T8 41 | expanded register file 24 |
| description | expanded register file architecture 26 |
| functional 23 | HI16(D)09h register 30 |
| general 2 | HI8(D)0Bh register 30 |
| pin 4 | L08(D)0Ah register 30 |
| ' | L0I6(D)08h register 30 |
| | program memory map 24 |
| E | RAM 23 |
| EPROM | register description 63 |
| selectable options 62 | register file 28 |
| expanded register file 24 | register pointer 27 |
| expanded register file architecture 26 | register pointer detail 29 |
| expanded register file control registers 69 | SMR2(F)0D1h register 38 |
| flag 78 | stack 29 |
| interrupt mask register 77 | TC16H(D)07h register 30 |
| interrupt priority register 76 | TC16L(D)06h register 31 |
| interrupt request register 77 | TC8H(D)05h register 31 |
| port 0 and 1 mode register 75 | TC8L(D)04h register 31 |
| port 2 configuration register 73 | |
| port 3 mode register 74 | C |
| port configuration register 73 | G |
| register pointer 78 | glitch filter circuitry 38 |
| stack pointer high register 79 | |
| stack pointer low register 79 | |
| stop-mode recovery register 71 | Н |
| stop-mode recovery register 2 72 | halt instruction, counter/timer 52 |
| T16 control register 67 | |
| T8 and T16 common control functions reg- | |
| ister 65 | |
| T8/T16 control register 68 | input circuit 38 |
| TC8 control register 64 | interrupt block diagram, counter/timer 49 |
| watch-dog timer register 73 | interrupt types, sources and vectors 50 |
| F | ı |
| features | low-voltage detection register 63 |
| standby modes 1 | iow-voilage delection register to |
| cta. raby inicaco i | |