



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | HLVD, POR, WDT  |
| Number of I/O              | 16  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Through Hole  |
| Package / Case             | 20-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323lap2008c">https://www.e-xfl.com/product-detail/zilog/zgp323lap2008c</a> |



# Table of Contents

|   |    |
|---|----|
| Development Features .....                          | 1  |
| General Description .....                           | 2  |
| Pin Description .....                               | 4  |
| Absolute Maximum Ratings .....                      | 10 |
| Standard Test Conditions .....                      | 10 |
| DC Characteristics .....                            | 11 |
| AC Characteristics .....                            | 14 |
| Pin Functions .....                                 | 16 |
| XTAL1 Crystal 1 (Time-Based Input) .....            | 16 |
| XTAL2 Crystal 2 (Time-Based Output) .....           | 16 |
| Port 0 (P07–P00) .....                              | 16 |
| Port 1 (P17–P10) .....                              | 17 |
| Port 2 (P27–P20) .....                              | 18 |
| Port 3 (P37–P30) .....                              | 19 |
| RESET (Input, Active Low) .....                     | 23 |
| Functional Description .....                        | 23 |
| Program Memory .....                                | 23 |
| RAM .....   | 23 |
| Expanded Register File .....                        | 24 |
| Register File .....                                 | 28 |
| Stack .....   | 29 |
| Timers .....  | 30 |
| Counter/Timer Functional Blocks .....               | 38 |
| Expanded Register File Control Registers (0D) ..... | 64 |
| Expanded Register File Control Registers (0F) ..... | 69 |
| Standard Control Registers .....                    | 73 |
| Package Information .....                           | 80 |
| Ordering Information .....                          | 89 |
| Precharacterization Product .....                   | 95 |



# List of Figures

|  |    |
|--|----|
| Figure 1. Functional Block Diagram .....                         | 3  |
| Figure 2. Counter/Timers Diagram .....                           | 4  |
| Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....    | 5  |
| Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....    | 6  |
| Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....              | 7  |
| Figure 6. 48-Pin SSOP Pin Configuration .....                    | 8  |
| Figure 7. Test Load Diagram .....                                | 10 |
| Figure 8. AC Timing Diagram .....                                | 14 |
| Figure 9. Port 0 Configuration .....                             | 17 |
| Figure 10. Port 1 Configuration .....                            | 18 |
| Figure 11. Port 2 Configuration .....                            | 19 |
| Figure 12. Port 3 Configuration .....                            | 20 |
| Figure 13. Port 3 Counter/Timer Output Configuration .....       | 22 |
| Figure 14. Program Memory Map (32K OTP) .....                    | 24 |
| Figure 15. Expanded Register File Architecture .....             | 26 |
| Figure 16. Register Pointer .....                                | 27 |
| Figure 17. Register Pointer—Detail .....                         | 29 |
| Figure 18. Glitch Filter Circuitry .....                         | 38 |
| Figure 19. Transmit Mode Flowchart .....                         | 39 |
| Figure 20. 8-Bit Counter/Timer Circuits .....                    | 40 |
| Figure 21. T8_OUT in Single-Pass Mode .....                      | 41 |
| Figure 22. T8_OUT in Modulo-N Mode .....                         | 41 |
| Figure 23. Demodulation Mode Count Capture Flowchart .....       | 42 |
| Figure 24. Demodulation Mode Flowchart .....                     | 43 |
| Figure 25. 16-Bit Counter/Timer Circuits .....                   | 44 |
| Figure 26. T16_OUT in Single-Pass Mode .....                     | 45 |
| Figure 27. T16_OUT in Modulo-N Mode .....                        | 45 |
| Figure 28. Ping-Pong Mode Diagram .....                          | 47 |
| Figure 29. Output Circuit .....                                  | 47 |
| Figure 30. Interrupt Block Diagram .....                         | 49 |
| Figure 31. Oscillator Configuration .....                        | 51 |
| Figure 32. Port Configuration Register (PCON) (Write Only) ..... | 53 |
| Figure 33. STOP Mode Recovery Register .....                     | 55 |
| Figure 34. SCLK Circuit .....                                    | 56 |



# ***List of Tables***

|           |   |    |
|-----------|---|----|
| Table 1.  | Features .....                                      | 1  |
| Table 2.  | Power Connections .....                             | 3  |
| Table 3.  | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification..... | 5  |
| Table 4.  | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification..... | 6  |
| Table 5.  | 40- and 48-Pin Configuration .....                  | 8  |
| Table 6.  | Absolute Maximum Ratings .....                      | 10 |
| Table 7.  | Capacitance .....                                   | 11 |
| Table 8.  | DC Characteristics .....                            | 11 |
| Table 9.  | EPROM/OTP Characteristics .....                     | 13 |
| Table 10. | AC Characteristics .....                            | 15 |
| Table 11. | Port 3 Pin Function Summary .....                   | 21 |
| Table 12. | CTR0(D)00H Counter/Timer8 Control Register .....    | 31 |
| Table 13. | CTR1(0D)01H T8 and T16 Common Functions.....        | 33 |
| Table 14. | CTR2(D)02H: Counter/Timer16 Control Register.....   | 36 |
| Table 15. | CTR3 (D)03H: T8/T16 Control Register .....          | 37 |
| Table 16. | Interrupt Types, Sources, and Vectors.....          | 50 |
| Table 17. | IRQ Register .....                                  | 50 |
| Table 18. | SMR2(F)0DH:Stop Mode Recovery Register 2* .....     | 56 |
| Table 19. | Stop Mode Recovery Source .....                     | 58 |
| Table 20. | Watch-Dog Timer Time Select .....                   | 61 |
| Table 21. | EPROM Selectable Options .....                      | 62 |

Table 8. DC Characteristics (Continued)

| Symbol           | Parameter                              | V <sub>CC</sub> | T <sub>A</sub> = 0°C to +70°C |     |     | Units | Conditions  | Notes |
|------------------|--|-----------------|-------------------------------|-----|-----|-------|---|-------|
|                  |  |                 | Min                           | Typ | Max |       |   |       |
| I <sub>CC1</sub> | Standby Current (HALT Mode)            | 2.0             |                               |     | 3   | mA    | V <sub>IN</sub> = 0V, V <sub>CC</sub> at 8.0MHz           | 1, 2  |
|                  |  | 3.6             |                               |     | 5   |       | Same as above   | 1, 2  |
|                  |  | 2.0             |                               |     | 2   |       | Clock Divide-by-16 at 8.0MHz                              | 1, 2  |
|                  |  | 3.6             |                               |     | 4   |       | Same as above   | 1, 2  |
| I <sub>CC2</sub> | Standby Current (Stop Mode)            | 2.0             |                               |     | 8   | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is not Running | 3     |
|                  |  | 3.6             |                               |     | 10  | μA    | Same as above   | 3     |
|                  |  | 2.0             |                               |     | 500 | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running     | 3     |
|                  |  | 3.6             |                               |     | 800 | μA    | Same as above   | 3     |
| I <sub>LV</sub>  | Standby Current (Low Voltage)          |                 |                               |     | 10  | μA    | Measured at 1.3V  | 4     |
| V <sub>BO</sub>  | V <sub>CC</sub> Low Voltage Protection |                 |                               |     | 2.0 | V     | 8MHz maximum Ext. CLK Freq.                               |       |
| V <sub>LVD</sub> | V <sub>CC</sub> Low Voltage Detection  |                 |                               | 2.4 |     | V     |   |       |
| V <sub>HVD</sub> | V <sub>CC</sub> High Voltage Detection |                 |                               | 2.7 |     | V     |   |       |

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to the V<sub>DD</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.

## Pin Functions

### XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

### XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator output.

### Port 0 (P07–P00)


Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

- **Notes:** Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port 0 direction is reset to be input following an SMR.



**Figure 10. Port 1 Configuration**

## Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.




Figure 11. Port 2 Configuration

### Port 3 (P37–P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 12). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.





ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

- **Note:** An expanded register bank is also referred to as an expanded register group (see Figure 15).

**T8/T16\_Logic/Edge \_Detect**

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

**Transmit\_Submode/Glitch Filter**

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to “NORMAL OPERATION Mode” terminates the “PING-PONG Mode” operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

**Initial\_T8\_Out/Rising\_Edge**

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

**Initial\_T16 Out/Falling \_Edge**

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

- **Note:** Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/T16\_OUT.

**CTR2 Counter/Timer 16 Control Register—CTR2(D)02H**

Table 14 lists and briefly describes the fields for this register.

**Table 15. CTR3 (D)03H: T8/T16 Control Register (Continued)**

| Field    | Bit Position |   | Value | Description        |
|----------|--------------|---|-------|--------------------|
| Reserved | ---43210     | R | 1     | Always reads 11111 |
|          |              | W | x     | No Effect          |


Note: \*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with Stop Mode recovery.

## Counter/Timer Functional Blocks

### Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 18).



**Figure 18. Glitch Filter Circuitry**

### T8 Transmit Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 19.

### T16 Transmit Mode

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3; D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16\_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16\_OUT is toggled (in NORMAL or PING-PONG mode), an interrupt (CTR2, D1) is generated (if enabled), and a status bit (CTR2, D5) is set. See Figure 25.




Figure 25. 16-Bit Counter/Timer Circuits

► **Note:** Global interrupts override this function as described in “Interrupts” on page 48.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 26). If it is in Modulo-N Mode, it is loaded with TC16H \* 256 + TC16L, and the counting continues (see Figure 27).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.

### During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

### Timer Output

The output logic for the timers is illustrated in Figure 29. P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of T16-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

### Interrupts

The Z8 GP™ OTP MCU Family features six different interrupts (Table 16). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 16) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.


The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 57.

### Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

### Stop-Mode Recovery Register (SMR)


This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 57) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.



**Figure 35. Stop Mode Recovery Source**

SMR2(0F)0DH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

\* Default setting after reset


\* \* At the XOR gate input

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)



R248 P01M(F8H)


| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



\* Default setting after reset; only P00, P01 and P07 are available in 20-pin configurations.


**Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)**

### R252 Flags(FCH)



**Figure 54. Flag Register (FCH: Read/Write)**

### R253 RP(FDH)




Default setting after reset = 0000 0000


**Figure 55. Register Pointer (FDH: Read/Write)**

## Package Information

Package information for all versions of Z8 GP™ OTP MCU Family are depicted in Figures 58 through Figure 68.



**Figure 58. 20-Pin CDIP Package**



| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 2.40       | 2.64  | .094     | .104 |
| A1     | 0.10       | 0.30  | .004     | .012 |
| A2     | 2.24       | 2.44  | .088     | .096 |
| B      | 0.36       | 0.46  | .014     | .018 |
| C      | 0.23       | 0.30  | .009     | .012 |
| D      | 17.78      | 18.00 | .700     | .710 |
| E      | 7.40       | 7.60  | .291     | .299 |
| Ⓢ      | 1.27 BSC   |       | .050 BSC |      |
| H      | 10.00      | 10.65 | .394     | .419 |
| h      | 0.30       | 0.71  | .012     | .028 |
| L      | 0.61       | 1.00  | .024     | .039 |
| Q1     | 0.97       | 1.09  | .038     | .043 |

CONTROLLING DIMENSIONS : MM  
 LEADS ARE COPLANAR WITHIN .004 INCH.

**Figure 63. 28-Pin SOIC Package Diagram**



**Example**

