

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323lap2008g



Table of Contents

Development Features
General Description
Pin Description
Absolute Maximum Ratings
Standard Test Conditions
DC Characteristics
AC Characteristics
Pin Functions 16 XTAL1 Crystal 1 (Time-Based Input) 16 XTAL2 Crystal 2 (Time-Based Output) 16 Port 0 (P07–P00) 16 Port 1 (P17–P10) 17 Port 2 (P27–P20) 18 Port 3 (P37–P30) 19 RESET (Input, Active Low) 23
Functional Description 23 Program Memory 23 RAM 23 Expanded Register File 24 Register File 28 Stack 29 Timers 30 Counter/Timer Functional Blocks 38
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F)
Standard Control Registers
Package Information
Ordering Information
Precharacterization Product

Z8 GPTM OTP MCU Family Product Specification



Figure 35.	Stop Mode Recovery Source	57
Figure 36.	Stop Mode Recovery Register 2 ((0F)DH:D2-D4, D6 Write Only) .	59
Figure 37.	Watch-Dog Timer Mode Register (Write Only)	60
Figure 38.	Resets and WDT	61
Figure 39.	TC8 Control Register ((0D)O0H: Read/Write Except Where Noted)	64
Figure 40.	T8 and T16 Common Control Functions ((0D)01H: Read/Write)	65
Figure 41.	T16 Control Register ((0D) 2H: Read/Write Except Where Noted) .	67
Figure 42.	T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted)	68
Figure 43.	Voltage Detection Register	69
Figure 44.	Port Configuration Register (PCON)(0F)00H: Write Only)	70
Figure 45.	Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)	71
Figure 46.	Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)	72
Figure 47.	Watch-Dog Timer Register ((0F) 0FH: Write Only)	73
Figure 48.	Port 2 Mode Register (F6H: Write Only)	73
Figure 49.	Port 3 Mode Register (F7H: Write Only)	74
Figure 50.	Port 0 and 1 Mode Register (F8H: Write Only)	75
Figure 51.	Interrupt Priority Register (F9H: Write Only)	76
Figure 52.	Interrupt Request Register (FAH: Read/Write)	77
Figure 53.	Interrupt Mask Register (FBH: Read/Write)	77
Figure 54.	Flag Register (FCH: Read/Write)	78
Figure 55.	Register Pointer (FDH: Read/Write)	78
Figure 56.	Stack Pointer High (FEH: Read/Write)	79
Figure 57.	Stack Pointer Low (FFH: Read/Write)	79
Figure 58.	20-Pin CDIP Package	80
Figure 59.	20-Pin PDIP Package Diagram	81
Figure 60.	20-Pin SOIC Package Diagram	81
Figure 61.	20-Pin SSOP Package Diagram	82
Figure 62.	28-Pin CDIP Package	83
Figure 63.	28-Pin SOIC Package Diagram	84
Figure 64.	28-Pin PDIP Package Diagram	85
Figure 65.	28-Pin SSOP Package Diagram	86
Figure 66.	40-Pin CDIP Package	87
Figure 67.	40-Pin PDIP Package Diagram	87
Figure 68.	48-Pin SSOP Package Design	88

Development Features

Table 1 lists the features of ZiLOG®'s Z8 GPTM OTP MCU Family family members.

Table 1. Features

Device	OTP (KB)	RAM (Bytes)	I/O Lines	Voltage Range
ZGP323L OTP MCU Family	4, 8, 16, 32	237	32, 24 or 16	2.0V-3.6V

- Low power consumption–6mW (typical)
- T = Temperature
 - $S = Standard 0^{\circ} to +70^{\circ}C$
 - $E = Extended -40^{\circ} to +105^{\circ}C$
 - $A = Automotive -40^{\circ} to +125^{\circ}C$
- Three standby modes:
 - STOP—2μA (typical)
 - HALT—0.8mA (typical)
 - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
 - One programmable 8-bit counter/timer with two capture registers and two load registers
 - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
 - Programmable input glitch filter for pulse reception
- Six priority interrupts
 - Three external
 - Two assigned to counter/timers
 - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EPROM options
 - Port 0: 0–3 pull-up transistors
 - Port 0: 4-7 pull-up transistors



Table 8. DC Characteristics (Continued)

			T _A = 0°	C to +7	70°C			
Symbol	Parameter	V_{CC}	Min	Тур	Max	Units	Conditions	Notes
I _{CC1}	Standby Current	2.0			3	mΑ	$V_{IN} = 0V$, V_{CC} at 8.0MHz	1, 2
	(HALT Mode)	3.6			5		Same as above	1, 2
		2.0			2		Clock Divide-by-16 at 8.0MHz	1, 2
		3.6			4		Same as above	1, 2
I _{CC2}	Standby Current (Stop	2.0			8	μΑ	V _{IN} = 0 V, V _{CC} WDT is not Running	3
	Mode)	3.6			10	μΑ	Same as above	3
		2.0			500	μΑ	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT is Running}$	3
		3.6			800	μA	Same as above	3
I _{LV}	Standby Current				10	μΑ	Measured at 1.3V	4
	(Low Voltage)							
V _{BO}	V _{CC} Low Voltage				2.0	V	8MHz maximum	
	Protection						Ext. CLK Freq.	
V_{LVD}	Vcc Low Voltage			2.4		V		
	Detection							
V_{HVD}	Vcc High Voltage			2.7		V		
	Detection							

Notes:

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- Oscillator stops when V_{CC} falls below V_{BO} limit.
 It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to the V_{DD} and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.




Figure 13. Port 3 Counter/Timer Output Configuration



ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

Note: An expanded register bank is also referred to as an expanded register group (see Figure 15).




Figure 17. Register Pointer—Detail

Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.

Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position		Description
T8_Capture_HI	[7:0]	R/W	Captured Data - No Effect

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position Desc		Description
T8_Capture_L0	[7:0]	R/W	Captured Data - No Effect

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

Field	Bit Position		Description
T16_Capture_HI	[7:0]	R/W	Captured Data - No Effect

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	Description
T16_Capture_LO	[7:0]	R/W Captured Data - No Effect

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

Field	Bit Position		Description
T16_Data_HI	[7:0]	R/W	Data

Table 12. CTR0(D)00H Counter/Timer8 Control Register (Continued)

Field	Bit Position		Value	Description
Counter_INT_Mask	1-	R/W	0 1	Disable Time-Out Interrupt Enable Time-Out Interrupt
P34_Out	0	R/W	0* 1	P34 as Port Output T8 Output on P34

Note:

T8 Enable

This field enables T8 when set (written) to 1.

Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

Timeout

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



Caution: Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

> The first clock of T8 might not have complete clock width and can occur any time when enabled.



Note: Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

T8 Clock

This bit defines the frequency of the input signal to T8.

^{*}Indicates the value upon Power-On Reset.




Figure 19. Transmit Mode Flowchart



Note: The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.



Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.




Figure 21. T8_OUT in Single-Pass Mode




Figure 22. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put






Figure 28. Ping-Pong Mode Diagram

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.




Figure 29. Output Circuit

The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.



During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

Timer Output

The output logic for the timers is illustrated in Figure 29. P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of TI6-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

Interrupts

The Z8 GPTM OTP MCU Family features six different interrupts (Table 16). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 16) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 57.

Table 16. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T _{IN}	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Z8 GPTM OTP MCU Family interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 17.

Table 17. IRQ Register

IRQ		Interrupt Edge	
D7	D6	IRQ2 (P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F
Note	: F = Fa	ılling Edge; R = R	tising Edge

PS023702-1004 Preliminary Functional Description




```
FF NOP ; clear the pipeline 6F Stop ; enter Stop Mode

Or

FF NOP ; clear the pipeline 7F HALT ; enter HALT Mode
```

Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00. PCON(FH)00H



^{*} Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.




Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8[®] CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location <code>0Fh</code>. It is organized as shown in Figure 37.

WDTMR(0F)0Fh




^{*} Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 20.

R248 P01M(F8H)



^{*} Default setting after reset; only P00, P01 and P07 are available in 20-pin configurations.

Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 65. 28-Pin SSOP Package Diagram



Precharacterization Product

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects of the document might be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery might be uncertain at times, due to start-up yield issues.

ZiLOG, Inc.

532 Race Street

San Jose, CA 95126-3432

Telephone: (408) 558-8500

FAX: 408 558-8300

Internet: http://www.ZiLOG.com



Index

Numerics	Counter/timer
16-bit counter/timer circuits 44	16-bit circuits 44
20-pin DIP package diagram 81	8-bit circuits 40
20-pin SSOP package diagram 82	brown-out voltage/standby 62
28-pin DIP package diagram 85	clock 51
28-pin SOICpackage diagram 84	demodulation mode count capture flow-
28-pin SSOP package diagram 86	chart 42
40-pin DIP package diagram 87	demodulation mode flowchart 43
48-pin SSOP package diagram 88	EPROM selectable options 62
8-bit counter/timer circuits 40	glitch filter circuitry 38
	halt instruction 52
	input circuit 38
A	interrupt block diagram 49
absolute maximum ratings 10	interrupt types, sources and vectors 50
AC	oscillator configuration 51
characteristics 14	output circuit 47
timing diagram 14	ping-pong mode 46
address spaces, basic 2	port configuration register 53
architecture 2	resets and WDT 61
expanded register file 26	SCLK circuit 56
	stop instruction 52
	stop mode recovery register 55
В	stop mode recovery register 2 59
basic address spaces 2	stop mode recovery source 57
block diagram, ZLP32300 functional 3	T16 demodulation mode 45
block diagram, ZEI 32300 farictional 3	T16 transmit mode 44
	T16_OUT in modulo-N mode 45
C	T16_OUT in single-pass mode 45
capacitance 11	T8 demodulation mode 41
characteristics	T8 transmit mode 38
AC 14	T8_OUT in modulo-N mode 41
DC 11	T8_OUT in single-pass mode 41
clock 51	transmit mode flowchart 39
comparator inputs/outputs 23	voltage detection and flags 63
configuration	watch-dog timer mode register 60
port 0 17	watch-dog timer time select 61
port 1 18	CTR(D)01h T8 and T16 Common Functions 33
port 2 19	
port 3 20	
port 3 counter/timer 22	
port o counter/timer ZZ	