

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323lap2816c



Table of Contents

Development Features	1
General Description	2
Pin Description	4
Absolute Maximum Ratings	10
Standard Test Conditions	10
DC Characteristics	11
AC Characteristics	14
Pin Functions	16
XTAL1 Crystal 1 (Time-Based Input)	16
XTAL2 Crystal 2 (Time-Based Output)	16
Port 0 (P07–P00)	16
Port 1 (P17–P10)	17
Port 2 (P27–P20)	18
Port 3 (P37–P30)	19
RESET (Input, Active Low)	23
Functional Description	23
Program Memory	23
RAM	23
Expanded Register File	24
Register File	28
Stack	29
Timers	30
Counter/Timer Functional Blocks	38
Expanded Register File Control Registers (0D)	64
Expanded Register File Control Registers (0F)	69
Standard Control Registers	73
Package Information	80
Ordering Information	89
Precharacterization Product	95



Development Features

Table 1 lists the features of ZiLOG®'s Z8 GPTM OTP MCU Family family members.

Table 1. Features

Device	OTP (KB)	RAM (Bytes)	I/O Lines	Voltage Range
ZGP323L OTP MCU Family	4, 8, 16, 32	237	32, 24 or 16	2.0V–3.6V

- Low power consumption—6mW (typical)
- T = Temperature
S = Standard 0° to +70°C
E = Extended -40° to +105°C
A = Automotive -40° to +125°C
- Three standby modes:
 - STOP—2µA (typical)
 - HALT—0.8mA (typical)
 - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
 - One programmable 8-bit counter/timer with two capture registers and two load registers
 - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
 - Programmable input glitch filter for pulse reception
- Six priority interrupts
 - Three external
 - Two assigned to counter/timers
 - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EEPROM options
 - Port 0: 0–3 pull-up transistors
 - Port 0: 4–7 pull-up transistors



- Port 1: 0–3 pull-up transistors
- Port 1: 4–7 pull-up transistors
- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

► **Note:** The mask option pull-up transistor has a *typical* equivalent resistance of $200\text{ K}\Omega \pm 50\%$ at $V_{CC}=3\text{ V}$ and $450\text{ K}\Omega \pm 50\%$ at $V_{CC}=2\text{ V}$.

General Description

The Z8 GPTM OTP MCU Family is an OTP-based member of the MCU family of infrared microcontrollers. With 237B of general-purpose RAM and up to 32KB of OTP, ZiLOG®'s CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The Z8 GPTM OTP MCU Family architecture (Figure 1) is based on ZiLOG's 8-bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8® offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations: Program Memory, Register File and Expanded Register File. The register file is composed of 256 Bytes (B) of RAM. It includes 4 I/O port registers, 16 control and status registers, and 236 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).


To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z8 GP OTP MCU offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.

► **Note:** All signals with an overline, “ $\overline{\text{—}}$ ”, are active Low. For example, B/W, in which WORD is active Low, and $\overline{\text{B}}/\text{W}$, in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 2.

Table 2. Power Connections

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram




Figure 6. 48-Pin SSOP Pin Configuration

Table 5. 40- and 48-Pin Configuration

40-Pin PDIP/CDIP* #	48-Pin SSOP #	Symbol
26	31	P00
27	32	P01
30	35	P02
34	41	P03
5	5	P04
6	7	P05
7	8	P06
10	11	P07
28	33	P10
29	34	P11
32	39	P12

Table 10.AC Characteristics

No	Symbol	Parameter	V _{CC}	T _A =0°C to +70°C 8.0MHz			Watch-Dog Timer Mode Register	Notes (D1, D0)
				Minimum	Maximum	Units		
1	T _{pC}	Input Clock Period	2.0–3.6	121	DC	ns	1	
2	T _{rC,TfC}	Clock Input Rise and Fall Times	2.0–3.6		25	ns	1	
3	T _{wC}	Input Clock Width	2.0–3.6	37		ns	1	
4	T _{wTinL}	Timer Input Low Width	2.0 3.6	100 70		ns	1	
5	T _{wTinH}	Timer Input High Width	2.0–3.6	3T _{pC}			1	
6	T _{pTin}	Timer Input Period	2.0–3.6	8T _{pC}			1	
7	T _{rTin,TfTin}	Timer Input Rise and Fall Timers	2.0–3.6		100	ns	1	
8	T _{wIL}	Interrupt Request Low Time	2.0 3.6	100 70		ns	1, 2	
9	T _{wIH}	Interrupt Request Input High Time	2.0–3.6	5T _{pC}			1, 2	
10	T _{wsm}	Stop-Mode Recovery Width Spec	2.0–3.6	12		ns	3	
				10T _{pC}			4	
11	T _{ost}	Oscillator Start-Up Time	2.0–3.6		5T _{pC}		4	
12	T _{wdt}	Watch-Dog Timer Delay Time	2.0–3.6 2.0–3.6 2.0–3.6 2.0–3.6	5 10 20 80		ms	0, 0 0, 1 1, 0 1, 1	
13	T _{POR}	Power-On Reset	2.0–3.6	2.5	10	ms		

Notes:

1. Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0.
2. Interrupt request through Port 3 (P33–P31).
3. SMR – D5 = 1.
4. SMR – D5 = 0.




Figure 9. Port 0 Configuration

Port 1 (P17–P10)

Port 1 (see Figure 10) Port 1 can be configured for standard port input or output mode. After POR, Port 1 is configured as an input port. The output drivers are either push-pull or open-drain and are controlled by bit D1 in the PCON register.

- **Note:** The Port 1 direction is reset to be input following an SMR.



Comparator Inputs

In analog mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as indicated in Figure 12 on page 20. In digital mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

- **Note:** Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into digital mode.

Comparator Outputs

These channels can be programmed to be output on P34 and P37 through the PCON register.

RESET (Input, Active Low)

Reset initializes the MCU and is accomplished either through Power-On, Watch-Dog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the Z8 GPTM asserts (Low) the RESET pin, the internal pull-up is disabled. The Z8 GPTM does not assert the RESET pin when under VBO.

- **Note:** The external Reset does not initiate an exit from STOP mode.

Functional Description

This device incorporates special functions to enhance the Z8[®] functionality in consumer and battery-operated applications.

Program Memory

This device addresses up to 32KB of OTP memory. The first 12 Bytes are reserved for interrupt vectors. These locations contain the six 16-bit vectors that correspond to the six available interrupts.

RAM

This device features 256B of RAM. See Figure 14.

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 45.

Time_Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

T16_Clock

This bit defines the frequency of the input signal to Counter/Timer16.

Capture_INT_Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask

Set this bit to allow an interrupt when T16 times out.

P35_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

CTR3 T8/T16 Control Register—CTR3(D)03H

Table 15 lists and briefly describes the fields for this register. This register allows the T₈ and T₁₆ counters to be synchronized.

Table 15. CTR3 (D)03H: T8/T16 Control Register

Field	Bit Position		Value	Description
T ₁₆ Enable	7-----	R	0*	Counter Disabled
		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
T ₈ Enable	-6-----	R	0*	Counter Disabled
		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
Sync Mode	--5-----	R/W	0**	Disable Sync Mode
			1	Enable Sync Mode





Figure 24. Demodulation Mode Flowchart

Table 20. Watch-Dog Timer Time Select

D1	D0	Timeout of Internal RC-Oscillator
0	0	5ms min.
0	1	10ms min.
1	0	20ms min.
1	1	80ms min.

WDTMR During Halt (D2)


This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1. See Figure 38.



* CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-High input translation.

Figure 38. Resets and WDT

LVD(0D)0CH



* Default

Figure 43. Voltage Detection Register

- **Note:** Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.

R249 IPR(F9H)




Figure 51. Interrupt Priority Register (F9H: Write Only)

R250 IRQ(FAH)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----





Figure 52. Interrupt Request Register (FAH: Read/Write)

R251 IMR(FBH)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



* Default setting after reset

** Only by using EI, DI instruction; DI is required before changing the IMR register

Figure 53. Interrupt Mask Register (FBH: Read/Write)

R252 Flags(FCH)







Figure 54. Flag Register (FCH: Read/Write)

R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 55. Register Pointer (FDH: Read/Write)

Package Information

Package information for all versions of Z8 GPTM OTP MCU Family are depicted in Figures 58 through Figure 68.




Figure 58. 20-Pin CDIP Package




Figure 61. 20-Pin SSOP Package Diagram




Figure 62. 28-Pin CDIP Package



4KB Standard Temperature: 0° to +70°C

Part Number	Description	Part Number	Description
ZGP323LSH4804C	48-pin SSOP 4K OTP	ZGP323LSS2804C	28-pin SOIC 4K OTP
ZGP323LSP4004C	40-pin PDIP 4K OTP	ZGP323LSH2004C	20-pin SSOP 4K OTP
ZGP323LSH2804C	28-pin SSOP 4K OTP	ZGP323LSP2004C	20-pin PDIP 4K OTP
ZGP323LSP2804C	28-pin PDIP 4K OTP	ZGP323LSS2004C	20-pin SOIC 4K OTP

4KB Extended Temperature: -40° to +105°C

Part Number	Description	Part Number	Description
ZGP323LEH4804C	48-pin SSOP 4K OTP	ZGP323LES2804C	28-pin SOIC 4K OTP
ZGP323LEP4004C	40-pin PDIP 4K OTP	ZGP323LEH2004C	20-pin SSOP 4K OTP
ZGP323LEH2804C	28-pin SSOP 4K OTP	ZGP323LEP2004C	20-pin PDIP 4K OTP
ZGP323LEP2804C	28-pin PDIP 4K OTP	ZGP323LES2004C	20-pin SOIC 4K OTP

4KB Automotive Temperature: -40° to +125°C

Part Number	Description	Part Number	Description
ZGP323LAH4804C	48-pin SSOP 4K OTP	ZGP323LAS2804C	28-pin SOIC 4K OTP
ZGP323LAP4004C	40-pin PDIP 4K OTP	ZGP323LAH2004C	20-pin SSOP 4K OTP
ZGP323LAH2804C	28-pin SSOP 4K OTP	ZGP323LAP2004C	20-pin PDIP 4K OTP
ZGP323LAP2804C	28-pin PDIP 4K OTP	ZGP323LAS2004C	20-pin SOIC 4K OTP

Note: Replace C with G for Lead-Free Packaging

Additional Components

Part Number	Description	Part Number	Description
ZGP323ICE01ZEM	Emulator/programmer	ZGP32300100ZPR	Programming System

**M**

memory, program 23

modulo-N mode

T16_OUT 45

T8_OUT 41

O

oscillator configuration 51

output circuit, counter/timer 47

P

package information

20-pin DIP package diagram 81

20-pin SSOP package diagram 82

28-pin DIP package diagram 85

28-pin SOIC package diagram 84

28-pin SSOP package diagram 86

40-pin DIP package diagram 87

48-pin SSOP package diagram 88

pin configuration

20-pin DIP/SOIC/SSOP 5

28-pin DIP/SOIC/SSOP 6

40- and 48-pin 8

40-pin DIP 7

48-pin SSOP 8

pin functions

port 0 (P07 - P00) 16

port 0 (P17 - P10) 17

port 0 configuration 17

port 1 configuration 18

port 2 (P27 - P20) 18

port 2 (P37 - P30) 19

port 2 configuration 19

port 3 configuration 20

port 3 counter/timer configuration 22

reset) 23

XTAL1 (time-based input 16

XTAL2 (time-based output) 16

ping-pong mode 46

port 0 configuration 17

port 0 pin function 16

port 1 configuration 18

port 1 pin function 17

port 2 configuration 19

port 2 pin function 18

port 3 configuration 20

port 3 pin function 19

port 3counter/timer configuration 22

port configuration register 53

power connections 3

power supply 5

precharacterization product 95

program memory 23

map 24

R

ratings, absolute maximum 10

register 59

CTR(D)01h 33

CTR0(D)00h 31

CTR2(D)02h 35

CTR3(D)03h 37

flag 78

HI16(D)09h 30

HI8(D)0Bh 30

interrupt priority 76

interrupt request 77

interruptmask 77

L016(D)08h 30

L08(D)0Ah 30

LVD(D)0Ch 63

pointer 78

port 0 and 1 75

port 2 configuration 73

port 3 mode 74

port configuration 53, 73

SMR2(F)0Dh 38

stack pointer high 79

stack pointer low 79

stop mode recovery 55

stop mode recovery 2 59

stop-mode recovery 71

stop-mode recovery 2 72

T16 control 67