



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323leh2016g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






Figure 5. 40-Pin PDIP/CDIP\* Pin Configuration

\*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.




Figure 13. Port 3 Counter/Timer Output Configuration

#### **Comparator Inputs**

In analog mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as indicated in Figure 12 on page 20. In digital mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

Note: Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into digital mode.

### **Comparator Outputs**

These channels can be programmed to be output on P34 and P37 through the PCON register.

## RESET (Input, Active Low)

Reset initializes the MCU and is accomplished either through Power-On, Watch-Dog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the Z8  $GP^{TM}$  asserts (Low) the  $\overline{RESET}$  pin, the internal pull-up is disabled. The Z8  $GP^{TM}$  does not assert the  $\overline{RESET}$  pin when under VBO.

Note: The external Reset does not initiate an exit from STOP mode.

# **Functional Description**


This device incorporates special functions to enhance the Z8<sup>®</sup>, functionality in consumer and battery-operated applications.

## **Program Memory**

This device addresses up to 32KB of OTP memory. The first 12 Bytes are reserved for interrupt vectors. These locations contain the six 16-bit vectors that correspond to the six available interrupts.

#### RAM

This device features 256B of RAM. See Figure 14.



Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to ffffh to ffffh. Transition from 0 to ffffh is not a timeout condition.




Figure 26. T16\_OUT in Single-Pass Mode

Figure 27. T16\_OUT in Modulo-N Mode

#### T16 DEMODULATION Mode

The user must program TC16L and TC16H to FFH. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures H116 and LO16, reloads, and begins counting.

## If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFH and starts again.

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).

#### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

#### Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.



Note: Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.

```
FF NOP ; clear the pipeline 6F Stop ; enter Stop Mode


Or

FF NOP ; clear the pipeline 7F HALT ; enter HALT Mode
```

### Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

### PCON(FH)00H



<sup>\*</sup> Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

#### Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

### Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

## Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

### Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 57) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBH.

Table 19. Stop Mode Recovery Source

SMR	:432		Operation
D4	D3	D2	Description of Action
0	0	0	POR and/or external reset recovery
0	0	1	Reserved
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of P20 through P23
1	1	1	Logical NOR of P20 through P27

Note: Any Port 2 bit defined as an output drives the corresponding input to the default state. For example, if the NOR of P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NOR equation. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 59 for other recover sources.

### Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the  $T_{POR}$  delay after Stop Mode Recovery. The default configuration of this bit is 1. If the "fast" wake up is selected, the Stop Mode Recovery source must be kept active for at least 5 TpC.

Note: It is recommended that this bit be set to 1 if using a crystal or resonator clock source. The T<sub>POR</sub> delay allows the clock source to stabilize before executing instructions.


### Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

#### Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).

## R248 P01M(F8H)



<sup>\*</sup> Default setting after reset; only P00, P01 and P07 are available in 20-pin configurations.

Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)

Figure 68. 48-Pin SSOP Package Design

Check with ZiLOG on the actual bonding diagram and coordinate for chip-on-board assembly.

16KB Standard Tem	perature: 0° to +70°C		
Part Number	Description F	a rt Number	Description
ZGP323LSH4816C	48-pin SSOP 16K OTP	ZGP323LSS2816C	28-pin SOIC 16K OTP
ZGP323LSP4016C	40-pin PDIP 16K OTP	ZGP323LSH2016C	20-pin SSOP 16K OTP
ZGP323LSH2816C	28-pin SSOP 16K OTP	ZGP323LSP2016C	20-pin PDIP 16K OTP
ZGP323LSP2816C	28-pin PDIP 16K OTP	ZGP323LSS2016C	20-pin SOIC 16K OTP
16KB Extended Ten	nperature: -40° to +105°0	2	
Part Number	Description F	a rt Number	Description
ZGP323LEH4816C	48-pin SSOP 16K OTP	ZGP323LES2816C	28-pin SOIC 16K OTP
ZGP323LEP4016C	40-pin PDIP 16K OTP	ZGP323LES2016C	20-pin SOIC 16K OTP
ZGP323LEH2816C	28-pin SSOP 16K OTP	ZGP323LEH2016C	20-pin SSOP 16K OTP
ZGP323LEP2816C	28-pin PDIP 16K OTP	ZGP323LEP2016C	20-pin PDIP 16K OTP
16KB Automotive Te	emperature: -40° to +125	°C	
Part Number	Description F	a rt Number	Description
ZGP323LAH4816C	48-pin SSOP 16K OTP	ZGP323LAS2816C	28-pin SOIC 16K OTP
ZGP323LAP4016C	40-pin PDIP 16K OTP	ZGP323LAH2016C	20-pin SSOP 16K OTP
ZGP323LAH2816C	28-pin SSOP 16K OTP	ZGP323LAP2016C	20-pin PDIP 16K OTP
ZGP323LAP2816C	28-pin PDIP 16K OTP	ZGP323LAS2016C	20-pin SOIC 16K OTP
Note: Replace C with G for Lead-Free Packaging			

-			
8KB Standard Temperature: 0° to +70°C			
Part Number Description	Pa rt Number Description		
ZGP323LSH4808C 48-pin SSOP 8K OTP	ZGP323LSS2808C 28-pin SOIC 8K OTP		
ZGP323LSP4008C 40-pin PDIP 8K OTP	ZGP323LSH2008C 20-pin SSOP 8K OTP		
ZGP323LSH2808C 28-pin SSOP 8K OTP	ZGP323LSP2008C 20-pin PDIP 8K OTP		
ZGP323LSP2808C 28-pin PDIP 8K OTP	ZGP323LSS2008C 20-pin SOIC 8K OTP		
8KB Extended Temperature: -40° to +105°C			
Part Number Description	Pa rt Number Description		
ZGP323LEH4808C 48-pin SSOP 8K OTP	ZGP323LES2808C 28-pin SOIC 8K OTP		
ZGP323LEP4008C 40-pin PDIP 8K OTP	ZGP323LEH2008C 20-pin SSOP 8K OTP		
ZGP323LEH2808C 28-pin SSOP 8K OTP	ZGP323LEP2008C 20-pin PDIP 8K OTP		
ZGP323LEP2808C 28-pin PDIP 8K OTP	ZGP323LES2008C 20-pin SOIC 8K OTP		
8KB Automotive Temperature: -40° to +125	°C		
Part Number Description	Pa rt Number Description		
ZGP323LAH4808C 48-pin SSOP 8K OTP	ZGP323LAS2808C 28-pin SOIC 8K OTP		
ZGP323LAP4008C 40-pin PDIP 8K OTP	ZGP323LAH2008C 20-pin SSOP 8K OTP		
ZGP323LAH2808C 28-pin SSOP 8K OTP	ZGP323LAP2008C 20-pin PDIP 8K OTP		
ZGP323LAP2808C 28-pin PDIP 8K OTP	ZGP323LAS2008C 20-pin SOIC 8K OTP		
Note: Replace C with G for Lead-Free Packaging			

D	functional description
DC characteristics 11	counter/timer functional blocks 38
demodulation mode	CTR(D)01h register 33
count capture flowchart 42	CTR0(D)00h register 31
flowchart 43	CTR2(D)02h register 35
T16 45	CTR3(D)03h register 37
T8 41	expanded register file 24
description	expanded register file architecture 26
functional 23	HI16(D)09h register 30
general 2	HI8(D)0Bh register 30
pin 4	L08(D)0Ah register 30
'	L0I6(D)08h register 30
	program memory map 24
E	RAM 23
EPROM	register description 63
selectable options 62	register file 28
expanded register file 24	register pointer 27
expanded register file architecture 26	register pointer detail 29
expanded register file control registers 69	SMR2(F)0D1h register 38
flag 78	stack 29
interrupt mask register 77	TC16H(D)07h register 30
interrupt priority register 76	TC16L(D)06h register 31
interrupt request register 77	TC8H(D)05h register 31
port 0 and 1 mode register 75	TC8L(D)04h register 31
port 2 configuration register 73	
port 3 mode register 74	
port configuration register 73	G
register pointer 78	glitch filter circuitry 38
stack pointer high register 79	
stack pointer low register 79	
stop-mode recovery register 71	Н
stop-mode recovery register 2 72	halt instruction, counter/timer 52
T16 control register 67	
T8 and T16 common control functions reg-	
ister 65	
T8/T16 control register 68	input circuit 38
TC8 control register 64	interrupt block diagram, counter/timer 49
watch-dog timer register 73	interrupt types, sources and vectors 50
_	
F	L
features	low-voltage detection register 63
standby modes 1	