

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Detailo	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323lep2004c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 GP<sup>™</sup> OTP MCU Family Product Specification



# **Table of Contents**

Development Features 1
General Description
Pin Description
Absolute Maximum Ratings 10
Standard Test Conditions 10
DC Characteristics
AC Characteristics
Pin Functions 16   XTAL1 Crystal 1 (Time-Based Input) 16   XTAL2 Crystal 2 (Time-Based Output) 16   Port 0 (P07–P00) 16   Port 1 (P17–P10) 17   Port 2 (P27–P20) 18   Port 3 (P37–P30) 19   RESET (Input, Active Low) 23
Functional Description23Program Memory23RAM23Expanded Register File24Register File28Stack29Timers30Counter/Timer Functional Blocks38
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F) 69
Standard Control Registers
Package Information
Ordering Information
Precharacterization Product



P25 [ 1 P26 [ 2 P27 [ 3 P04 [ 4 P05 [ 5 P06 [ 6 P07 [ 7 V <sub>DD</sub> [ 8 XTAL2 [ 9 XTAL1 [ 10 P31 [ 11 P32 [ 12 P33 [ 13 P34 [ 14	28-Pin PDIP SOIC SSOP CDIP*	28 □ P24 27 □ P23 26 □ P22 25 □ P21 24 □ P20 23 □ P03 22 □ V <sub>SS</sub> 21 □ P02 20 □ P01 19 □ P00 18 □ Pref1/P30 17 □ P36 16 □ P37 15 □ P35
---	---	--

#### Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP\* Pin Configuration

Table 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identifica
---

Pin	Symbol	Direction	Description	
1-3	P25-P27	Input/Output	Port 2, Bits 5,6,7	
4-7	P04-P07	Input/Output	Port 0, Bits 4,5,6,7	
8	V <sub>DD</sub>		Power supply	
9	XTAL2	Output	Crystal, oscillator clock	
10	XTAL1	Input	Crystal, oscillator clock	
11-13	P31-P33	Input	Port 3, Bits 1,2,3	
14	P34	Output	Port 3, Bit 4	
15	P35	Output	Port 3, Bit 5	
16	P37	Output	Port 3, Bit 7	
17	P36	Output	Port 3, Bit 6	
18	Pref1/P30	Input	Analog ref input; connect to V <sub>CC</sub> if not used	
	Port 3 Bit 0		Input for Pref1/P30	
19-21	P00-P02	Input/Output	Port 0, Bits 0,1,2	
22	V <sub>SS</sub>		Ground	
23	P03	Input/Output	t Port 0, Bit 3	
24-28	P20-P24	Input/Output	Port 2, Bits 0-4	



**Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.





		$\bigcirc$	
NC			40 🗖 NC
P25			39 🗖 P24
P26			38 🗖 P23
P27	□ 4		37 🗖 P22
P04	□ 5		36 🗖 P21
P05	□ 6	40-Pin	35 🗖 P20
P06	<b>–</b> 7	PDIP	34 🗖 P03
P14	⊏ 8	CDIP*	33 🗖 P13
P15	□ 9	ODII	32 🗖 P12
P07	<b>1</b> 0		31 🗖 VSS
VDD	<b>–</b> 11		30 🗖 P02
P16	12		39 🗖 P11
P17	□ 13		28 🗖 P10
XTAL2	□ 14		27 🗖 P01
XTAL1	<b>1</b> 5		26 🗖 P00
P31	<b>1</b> 6		25 🗖 Pref1/P30
P32	<b>1</b> 7		24 🗖 P36
P33	□ 18		23 🗖 P37
P34	□ 19		22 🗖 P35
NC	20		21 🗖 RESET
	1		

### Figure 5. 40-Pin PDIP/CDIP\* Pin Configuration

**Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.








Figure 13. Port 3 Counter/Timer Output Configuration








Figure 19. Transmit Mode Flowchart




**Note:** The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.



**Caution:** Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.








Figure 22. T8\_OUT in Modulo-N Mode

#### **T8 Demodulation Mode**

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put



#### **T16 Transmit Mode**

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3; D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16\_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16\_OUT is toggled (in NORMAL or PING-PONG mode), an interrupt (CTR2, D1) is generated (if enabled), and a status bit (CTR2, D5) is set. See Figure 25.



Figure 25. 16-Bit Counter/Timer Circuits

**Note:** Global interrupts override this function as described in "Interrupts" on page 48.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 26). If it is in Modulo-N Mode, it is loaded with TC16H \* 256 + TC16L, and the counting continues (see Figure 27).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.



#### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

#### **Ping-Pong Mode**

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

**Note:** Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.



Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T <sub>IN</sub>	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

#### Table 16. Interrupt Types, Sources, and Vectors

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Z8 GP<sup>TM</sup> OTP MCU Family interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 17.

IRQ		Interrupt Edge		
D7	D6	IRQ2 (P31)	IRQ0 (P32)	
0	0	F	F	
0	1	F	R	
1	0	R	F	
1	1	R/F	R/F	
<b>Note:</b> F = Falling Edge; R = Rising Edge				

#### Table 17. IRQ Register



FF	NOP	; clear the pipeline
6F	Stop	; enter Stop Mode
or		
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

#### Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

#### PCON(FH)00H



\* Default setting after reset

#### Figure 32. Port Configuration Register (PCON) (Write Only)

#### Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.


#### Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.





### SMR(0F)0BH



\* Default after Power On Reset or Watch-Dog Reset

- \* \* Set after STOP Mode Recovery
- \* \* \* At the XOR gate input

\* \* \* \* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

#### Figure 33. STOP Mode Recovery Register

#### SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.



#### WDTMR During STOP (D3)

This bit determines whether or not the WDT is active during STOP Mode. Because the XTAL clock is stopped during STOP Mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during Stop. The default is 1.

#### **EPROM Selectable Options**

There are seven EPROM Selectable Options to choose from based on ROM code requirements. These options are listed in Table 21.

#### Table 21. EPROM Selectable Options


Port 00–03 Pull-Ups	On/Off
Port 04–07 Pull-Ups	On/Off
Port 10–13 Pull-Ups	On/Off
Port 14–17 Pull-Ups	On/Off
Port 20–27 Pull-Ups	On/Off
EPROM Protection	On/Off
Watch-Dog Timer at Power-On Reset	On/Off

#### Voltage Brown-Out/Standby

An on-chip Voltage Comparator checks that the V<sub>DD</sub> is at the required level for correct operation of the device. Reset is globally driven when V<sub>DD</sub> falls below V<sub>BO</sub>. A small drop in V<sub>DD</sub> causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. If the V<sub>DD</sub> is allowed to stay above V<sub>RAM</sub>, the RAM content is preserved. When the power level is returned to above V<sub>BO</sub>, the device performs a POR and functions normally.



### PCON(0F)00H



\* Default setting after reset

#### Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only)



### R254 SPH(FEH)



General-Purpose Register

### Figure 56. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----


Stack Pointer Low Byte (SP7–SP0)


Figure 57. Stack Pointer Low (FFH: Read/Write)



# **Package Information**

Package information for all versions of Z8 GP<sup>TM</sup> OTP MCU Family are depicted in Figures 58 through Figure 68.








Figure 58. 20-Pin CDIP Package










Figure 62. 28-Pin CDIP Package

# Z8 GP<sup>TM</sup> OTP MCU Family Product Specification





Note: ZILOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram

93

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

#### Codes

ZG = ZiLOG General Purpose Family

P = OTP

- 323 = Family Designation
- L = Voltage Range

2V to 3.6V


T = Temperature Range:

S = 0 to 70 degrees C (Standard)

- E = -40 to +105 degrees C (Extended)
- A = -40 to +125 degrees C (Automotive)
- P = Package Type:
  - K = Windowed Cerdip
  - P = PDIP
  - H = SSOP
  - S = SOIC
- ## = Number of Pins
- CC = Memory Size
- M = Packaging Options
  - C = Non Lead-Free
  - G = Lead-Free
  - E = CDIP



### Example



Z8 GP<sup>™</sup> OTP MCU Family Product Specification



# Μ

memory, program 23 modulo-N mode T16\_OUT 45 T8\_OUT 41

# 0

oscillator configuration 51 output circuit, counter/timer 47

# Ρ

package information 20-pin DIP package diagram 81 20-pin SSOP package diagram 82 28-pin DIP package diagram 85 28-pin SOIC package diagram 84 28-pin SSOP package diagram 86 40-pin DIP package diagram 87 48-pin SSOP package diagram 88 pin configuration 20-pin DIP/SOIC/SSOP 5 28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP 7 48-pin SSOP 8 pin functions port 0 (P07 - P00) 16 port 0 (P17 - P10) 17 port 0 configuration 17 port 1 configuration 18 port 2 (P27 - P20) 18 port 2 (P37 - P30) 19 port 2 configuration 19 port 3 configuration 20 port 3 counter/timer configuration 22 reset) 23 XTAL1 (time-based input 16 XTAL2 (time-based output) 16 ping-pong mode 46 port 0 configuration 17 port 0 pin function 16

port 1 configuration 18 port 1 pin function 17 port 2 configuration 19 port 2 pin function 18 port 3 configuration 20 port 3 pin function 19 port 3counter/timer configuration 22 port configuration register 53 power connections 3 power supply 5 precharacterization product 95 program memory 23 map 24

# R

ratings, absolute maximum 10 register 59 CTR(D)01h 33 CTR0(D)00h 31 CTR2(D)02h 35 CTR3(D)03h 37 flag 78 HI16(D)09h 30 HI8(D)0Bh 30 interrupt priority 76 interrupt request 77 interruptmask 77 L016(D)08h 30 L08(D)0Ah 30 LVD(D)0Ch 63 pointer 78 port 0 and 1 75 port 2 configuration 73 port 3 mode 74 port configuration 53, 73 SMR2(F)0Dh 38 stack pointer high 79 stack pointer low 79 stop mode recovery 55 stop mode recovery 2 59 stop-mode recovery 71 stop-mode recovery 2 72 T16 control 67