



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323les2832c |

Table 5. 40- and 48-Pin Configuration (Continued)

| 40-Pin PDIP/CDIP* # | 48-Pin SSOP # | Symbol |
|---------------------|---------------|-----------------|
| 33 | 40 | P13 |
| 8 | 9 | P14 |
| 9 | 10 | P15 |
| 12 | 15 | P16 |
| 13 | 16 | P17 |
| 35 | 42 | P20 |
| 36 | 43 | P21 |
| 37 | 44 | P22 |
| 38 | 45 | P23 |
| 39 | 46 | P24 |
| 2 | 2 | P25 |
| 3 | 3 | P26 |
| 4 | 4 | P27 |
| 16 | 19 | P31 |
| 17 | 20 | P32 |
| 18 | 21 | P33 |
| 19 | 22 | P34 |
| 22 | 26 | P35 |
| 24 | 28 | P36 |
| 23 | 27 | P37 |
| 20 | 23 | NC |
| 40 | 47 | NC |
| 1 | 1 | NC |
| 21 | 25 | RESET |
| 15 | 18 | XTAL1 |
| 14 | 17 | XTAL2 |
| 11 | 12, 13 | V _{DD} |
| 31 | 24, 37, 38 | V _{SS} |
| 25 | 29 | Pref1/P30 |
| | 48 | NC |

Capacitance

Table 7 lists the capacitances.

Table 7. Capacitance

| Parameter | Maximum |
|--|---------|
| Input capacitance | 12pF |
| Output capacitance | 12pF |
| I/O capacitance | 12pF |
| Note: $T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0\text{MHz}$, unmeasured pins returned to GND | |

DC Characteristics

Table 8. DC Characteristics

| Symbol | Parameter | V_{CC} | $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ | | | Units | Conditions | Notes |
|--------------|--|----------|---|-----|-------------------|---------------|--|-------|
| | | | Min | Typ | Max | | | |
| V_{CC} | Supply Voltage | | 2.0 | | 3.6 | V | See Note 5 | 5 |
| V_{CH} | Clock Input High Voltage | 2.0-3.6 | 0.8 | | $V_{CC}+0.3$ | V | Driven by External Clock Generator | |
| V_{CL} | Clock Input Low Voltage | 2.0-3.6 | $V_{SS}-0.3$ | | 0.5 | V | Driven by External Clock Generator | |
| V_{IH} | Input High Voltage | 2.0-3.6 | $0.7 V_{CC}$ | | $V_{CC}+0.3$ | V | | |
| V_{IL} | Input Low Voltage | 2.0-3.6 | $V_{SS}-0.3$ | | $0.2 V_{CC}$ | V | | |
| V_{OH1} | Output High Voltage | 2.0-3.6 | $V_{CC}-0.4$ | | | V | $I_{OH} = -0.5\text{mA}$ | |
| V_{OH2} | Output High Voltage (P36, P37, P00, P01) | 2.0-3.6 | $V_{CC}-0.8$ | | | V | $I_{OH} = -7\text{mA}$ | |
| V_{OL1} | Output Low Voltage | 2.0-3.6 | | | 0.4 | V | $I_{OL} = 1.0\text{mA}$ $I_{OL} = 4.0\text{mA}$ | |
| V_{OL2} | Output Low Voltage (P00, P01, P36, P37) | 2.0-3.6 | | | 0.8 | V | $I_{OL} = 10\text{mA}$ | |
| V_{OFFSET} | Comparator Input Offset Voltage | 2.0-3.6 | | | 25 | mV | | |
| V_{REF} | Comparator Reference Voltage | 2.0-3.6 | 0 | | V_{DD} -1.75 | V | | |
| I_{IL} | Input Leakage | 2.0-3.6 | -1 | | 1 | μA | $V_{IN} = 0\text{V}$, V_{CC} Pull-ups disabled | |
| I_{OL} | Output Leakage | 2.0-3.6 | -1 | | 1 | μA | $V_{IN} = 0\text{V}$, V_{CC} | |
| I_{CC} | Supply Current | 2.0 | | | 10 | mA | at 8.0 MHz | 1, 2 |
| | | 3.6 | | | 15 | mA | at 8.0 MHz | 1, 2 |




Figure 10. Port 1 Configuration

Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.




Figure 14. Program Memory Map (32K OTP)

Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8® register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

- **Note:** An expanded register bank is also referred to as an expanded register group (see Figure 15).

Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H

| Field | Bit Position | Description |
|-------------|--------------|-------------|
| T16_Data_LO | [7:0] | R/W Data |

Counter/Timer8 High Hold Register—TC8H(D)05H

| Field | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0] | R/W Data |

Counter/Timer8 Low Hold Register—TC8L(D)04H

| Field | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0] | R/W Data |

CTR0 Counter/Timer8 Control Register—CTR0(D)00H

Table 12 lists and briefly describes the fields for this register.

Table 12. CTR0(D)00H Counter/Timer8 Control Register

| Field | Bit Position | | Value | Description |
|------------------|--------------|-----|-------|--------------------------------|
| T8_Enable | 7----- | R/W | 0* | Counter Disabled |
| | | | 1 | Counter Enabled |
| | | | 0 | Stop Counter |
| | | | 1 | Enable Counter |
| Single/Modulo-N | -6----- | R/W | 0 | Modulo-N |
| | | | 1 | Single Pass |
| Time_Out | --5----- | R/W | 0 | No Counter Time-Out |
| | | | 1 | Counter Time-Out Occurred |
| | | | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| T8_Clock | ---43--- | R/W | 0 0 | SCLK |
| | | | 0 1 | SCLK/2 |
| | | | 1 0 | SCLK/4 |
| | | | 1 1 | SCLK/8 |
| Capture_INT_Mask | ----2-- | R/W | 0 | Disable Data Capture Interrupt |
| | | | 1 | Enable Data Capture Interrupt |

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 45.

Time_Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

T16_Clock

This bit defines the frequency of the input signal to Counter/Timer16.

Capture_INT_Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask

Set this bit to allow an interrupt when T16 times out.

P35_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

CTR3 T8/T16 Control Register—CTR3(D)03H

Table 15 lists and briefly describes the fields for this register. This register allows the T₈ and T₁₆ counters to be synchronized.

Table 15. CTR3 (D)03H: T8/T16 Control Register

| Field | Bit Position | | Value | Description |
|------------------------|--------------|-----|-------|-------------------|
| T ₁₆ Enable | 7----- | R | 0* | Counter Disabled |
| | | R | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | W | 1 | Enable Counter |
| T ₈ Enable | -6----- | R | 0* | Counter Disabled |
| | | R | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | W | 1 | Enable Counter |
| Sync Mode | --5----- | R/W | 0** | Disable Sync Mode |
| | | | 1 | Enable Sync Mode |




Figure 24. Demodulation Mode Flowchart

Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ω . The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground.





Figure 31. Oscillator Configuration

SMR(0F)0BH



* Default after Power On Reset or Watch-Dog Reset

* * Set after STOP Mode Recovery

* * * At the XOR gate input

* * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.

Figure 33. STOP Mode Recovery Register

SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.

Table 19. Stop Mode Recovery Source

| SMR:432 | | | Operation |
|---------|----|----|------------------------------------|
| D4 | D3 | D2 | Description of Action |
| 0 | 0 | 0 | POR and/or external reset recovery |
| 0 | 0 | 1 | Reserved |
| 0 | 1 | 0 | P31 transition |
| 0 | 1 | 1 | P32 transition |
| 1 | 0 | 0 | P33 transition |
| 1 | 0 | 1 | P27 transition |
| 1 | 1 | 0 | Logical NOR of P20 through P23 |
| 1 | 1 | 1 | Logical NOR of P20 through P27 |

- **Note:** Any Port 2 bit defined as an output drives the corresponding input to the default state. For example, if the NOR of P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NOR equation. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 59 for other recover sources.

Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the T_{POR} delay after Stop Mode Recovery. The default configuration of this bit is 1. If the “fast” wake up is selected, the Stop Mode Recovery source must be kept active for at least 5 T_{pC} .

- **Note:** It is recommended that this bit be set to 1 if using a crystal or resonator clock source. The T_{POR} delay allows the clock source to stabilize before executing instructions.

Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).




- **Notes:** Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

Changing from one mode to another cannot be performed without disabling the counter/timers.

SMR(0F)0BH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



* Default setting after Reset

* * Set after STOP Mode Recovery

* * * At the XOR gate input


* * * * Default setting after Reset. Must be 1 if using a crystal or resonator clock source.

* * * * * Default setting after Power On Reset. Not Reset with a Stop Mode recovery.

Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)

SMR2(0F)0DH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.


* Default setting after reset

* * At the XOR gate input

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)

WDTMR(0F)0FH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|




* Default setting after reset

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

Standard Control Registers

R246 P2M(F6H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



* Default setting after reset

Figure 48. Port 2 Mode Register (F6H: Write Only)

R249 IPR(F9H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|




Figure 51. Interrupt Priority Register (F9H: Write Only)

R254 SPH(FEH)

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

General-Purpose Register

Figure 56. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

Stack Pointer Low
Byte (SP7–SP0)

Figure 57. Stack Pointer Low (FFH: Read/Write)

16KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|---------------------|
| ZGP323LSH4816C | 48-pin SSOP 16K OTP | ZGP323LSS2816C | 28-pin SOIC 16K OTP |
| ZGP323LSP4016C | 40-pin PDIP 16K OTP | ZGP323LSH2016C | 20-pin SSOP 16K OTP |
| ZGP323LSH2816C | 28-pin SSOP 16K OTP | ZGP323LSP2016C | 20-pin PDIP 16K OTP |
| ZGP323LSP2816C | 28-pin PDIP 16K OTP | ZGP323LSS2016C | 20-pin SOIC 16K OTP |

16KB Extended Temperature: -40° to +105°C

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|---------------------|
| ZGP323LEH4816C | 48-pin SSOP 16K OTP | ZGP323LES2816C | 28-pin SOIC 16K OTP |
| ZGP323LEP4016C | 40-pin PDIP 16K OTP | ZGP323LES2016C | 20-pin SOIC 16K OTP |
| ZGP323LEH2816C | 28-pin SSOP 16K OTP | ZGP323LEH2016C | 20-pin SSOP 16K OTP |
| ZGP323LEP2816C | 28-pin PDIP 16K OTP | ZGP323LEP2016C | 20-pin PDIP 16K OTP |

16KB Automotive Temperature: -40° to +125°C

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|---------------------|
| ZGP323LAH4816C | 48-pin SSOP 16K OTP | ZGP323LAS2816C | 28-pin SOIC 16K OTP |
| ZGP323LAP4016C | 40-pin PDIP 16K OTP | ZGP323LAH2016C | 20-pin SSOP 16K OTP |
| ZGP323LAH2816C | 28-pin SSOP 16K OTP | ZGP323LAP2016C | 20-pin PDIP 16K OTP |
| ZGP323LAP2816C | 28-pin PDIP 16K OTP | ZGP323LAS2016C | 20-pin SOIC 16K OTP |

Note: Replace C with G for Lead-Free Packaging

4KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323LSH4804C | 48-pin SSOP 4K OTP | ZGP323LSS2804C | 28-pin SOIC 4K OTP |
| ZGP323LSP4004C | 40-pin PDIP 4K OTP | ZGP323LSH2004C | 20-pin SSOP 4K OTP |
| ZGP323LSH2804C | 28-pin SSOP 4K OTP | ZGP323LSP2004C | 20-pin PDIP 4K OTP |
| ZGP323LSP2804C | 28-pin PDIP 4K OTP | ZGP323LSS2004C | 20-pin SOIC 4K OTP |

4KB Extended Temperature: -40° to +105°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323LEH4804C | 48-pin SSOP 4K OTP | ZGP323LES2804C | 28-pin SOIC 4K OTP |
| ZGP323LEP4004C | 40-pin PDIP 4K OTP | ZGP323LEH2004C | 20-pin SSOP 4K OTP |
| ZGP323LEH2804C | 28-pin SSOP 4K OTP | ZGP323LEP2004C | 20-pin PDIP 4K OTP |
| ZGP323LEP2804C | 28-pin PDIP 4K OTP | ZGP323LES2004C | 20-pin SOIC 4K OTP |

4KB Automotive Temperature: -40° to +125°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323LAH4804C | 48-pin SSOP 4K OTP | ZGP323LAS2804C | 28-pin SOIC 4K OTP |
| ZGP323LAP4004C | 40-pin PDIP 4K OTP | ZGP323LAH2004C | 20-pin SSOP 4K OTP |
| ZGP323LAH2804C | 28-pin SSOP 4K OTP | ZGP323LAP2004C | 20-pin PDIP 4K OTP |
| ZGP323LAP2804C | 28-pin PDIP 4K OTP | ZGP323LAS2004C | 20-pin SOIC 4K OTP |

Note: Replace C with G for Lead-Free Packaging

Additional Components

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|--------------------|
| ZGP323ICE01ZEM | Emulator/programmer | ZGP32300100ZPR | Programming System |



Example

