
# E·XFL

## Zilog - ZGP323LSH2804C00TR Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323lsh2804c00tr

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Z8 GP<sup>TM</sup> OTP MCU Family Product Specification



## Table 2. Power Connections

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	



Note: Refer to the specific package for available pins.

## Figure 1. Functional Block Diagram



# **Absolute Maximum Ratings**

Stresses greater than those listed in Table 7 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

#### Table 6. Absolute Maximum Ratings

Parameter	Minimum	Maximun	n Units	Notes
Ambient temperature under bias	0	+70	С	
Storage temperature	-65	+150	С	
Voltage on any pin with respect to $V_{SS}$	-0.3	+5.5	V	1
Voltage on $V_{DD}$ pin with respect to $V_{SS}$	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
Maximum current into $V_{DD}$ or out of $V_{SS}$		75	mA	
Notes:				

This voltage applies to all pins except the following: V<sub>DD</sub>, P32, P33 and RESET.

# **Standard Test Conditions**

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).




Figure 7. Test Load Diagram

				T <sub>A</sub> =0°C to +70°C 8.0MHz				Watch-Dog Timer
No	Symbol	Parameter	v <sub>cc</sub>	Minimum	Maximum	Units	Notes	<sup>−</sup> Mode Register (D1, D0)
1	ТрС	Input Clock Period	2.0–3.6	121	DC	ns	1	
2	TrC,TfC	Clock Input Rise and Fall Times	2.0–3.6		25	ns	1	
3	TwC	Input Clock Width	2.0–3.6	37		ns	1	
4	TwTinL	Timer Input Low Width	2.0 3.6	100 70		ns	1	
5	TwTinH	Timer Input High Width	2.0–3.6	3ТрС			1	
6	TpTin	Timer Input Period	2.0–3.6	8TpC			1	
7	TrTin,TfTin	Timer Input Rise and Fall Timers	2.0–3.6		100	ns	1	
8	TwIL	Interrupt Request Low Time	2.0 3.6	100 70		ns	1, 2	
9	TwIH	Interrupt Request Input High Time	2.0–3.6	5TpC			1, 2	
10	Twsm	Stop-Mode Recovery Width	2.0–3.6	12		ns	3	
		Spec		10TpC			4	
11	Tost	Oscillator Start-Up Time	2.0–3.6		5TpC		4	
12	Twdt	Watch-Dog Timer	2.0–3.6	5		ms		0, 0
		Delay Time	2.0–3.6	10		ms		0, 1
			2.0–3.6	20		ms		1, 0
			2.0–3.6	80		ms		1, 1
13	T <sub>POR</sub>	Power-On Reset	2.0–3.6	2.5	10	ms		

#### **Table 10. AC Characteristics**

Notes:

1. Timing Reference uses 0.9  $V_{CC}$  for a logic 1 and 0.1  $V_{CC}$  for a logic 0. 2. Interrupt request through Port 3 (P33–P31).

3. SMR – D5 = 1.

4. SMR - D5 = 0.





Figure 9. Port 0 Configuration

# Port 1 (P17–P10)

Port 1 (see Figure 10) Port 1 can be configured for standard port input or output mode. After POR, Port 1 is configured as an input port. The output drivers are either push-pull or open-drain and are controlled by bit D1 in the PCON register.



**Note:** The Port 1 direction is reset to be input following an SMR.






Figure 11. Port 2 Configuration

# Port 3 (P37–P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 12). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.



## Timers

## T8\_Capture\_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position		Description	
T8_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

## T8\_Capture\_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position		Description
T8_Capture_L0	[7:0]	R/W	Captured Data - No Effect

## T16\_Capture\_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

Field	Bit Position		Description	
T16_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

## T16\_Capture\_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	Description
T16_Capture_LO	[7:0]	R/W Captured Data - No Effect

## Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

Field	Bit Position		Description
T16_Data_HI	[7:0]	R/W	Data

Z8 GP<sup>™</sup> OTP MCU Family Product Specification



Caution: Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFH to FFFFH. Transition from 0 to FFFFH is not a timeout condition.







Figure 27. T16\_OUT in Modulo-N Mode

## **T16 DEMODULATION Mode**

The user must program TC16L and TC16H to FFH. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

## If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFH and starts again.


This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).




## Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100  $\Omega$ . The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground.



\* Preliminary value including pin parasitics



Ceramic Resonator f = 8MHz

Figure 31. Oscillator Configuration



## Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

## Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 57) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address <code>0BH</code>.







## Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 19).

# Stop-Mode Recovery Register 2—SMR2(F)0DH

Table 18 lists and briefly describes the fields for this register.

Field	Bit Position		Value	Description
Reserved	7		0	Reserved (Must be 0)
Recovery Level	-6	W	0 <sup>†</sup>	Low
-			1	High
Reserved	5		0	Reserved (Must be 0)
Source	432	W	000†	A. POR Only
			001	B. NAND of P23–P20
			010	C. NAND of P27–P20
			011	D. NOR of P33–P31
			100	E. NAND of P33–P31
			101	F. NOR of P33–P31, P00, P07
			110	G. NAND of P33–P31, P00, P07
			111	H. NAND of P33–P31, P22–P20
Reserved	10		00	Reserved (Must be 0)

## Table 18. SMR2(F)0DH:Stop Mode Recovery Register 2\*

#### Notes:

\* Port pins configured as outputs are ignored as a SMR recovery source. † Indicates the value upon Power-On Reset

Z8 GP<sup>TM</sup> OTP MCU Family Product Specification



Figure 35. Stop Mode Recovery Source






**Notes:** Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

Changing from one mode to another cannot be performed without disabling the counter/timers.



# PCON(0F)00H




\* Default setting after reset

## Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only)




#### SMR(0F)0BH



- \* Default setting after Reset
- \* \* Set after STOP Mode Recovery
- \* \* \* At the XOR gate input
- \*\*\*\* Default setting after Reset. Must be 1 if using a crystal or resonator clock source.
- \* \* \* \* \* Default setting after Power On Reset. Not Reset with a Stop Mode recovery.

# Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)





Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

\* Default setting after reset

\* \* At the XOR gate input





## WDTMR(0F)0FH



\* Default setting after reset

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

# **Standard Control Registers**

## R246 P2M(F6H)




\* Default setting after reset


## Figure 48. Port 2 Mode Register (F6H: Write Only)



# **Package Information**

Package information for all versions of Z8 GP<sup>TM</sup> OTP MCU Family are depicted in Figures 58 through Figure 68.








Figure 58. 20-Pin CDIP Package









Figure 63. 28-Pin SOIC Package Diagram

# Z8 GP<sup>™</sup> OTP MCU Family Product Specification





Note: ZILOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram

# Z8 GP<sup>™</sup> OTP MCU Family Product Specification



# D

DC characteristics 11 demodulation mode count capture flowchart 42 flowchart 43 T16 45 T8 41 description functional 23 general 2 pin 4

# Ε

**EPROM** selectable options 62 expanded register file 24 expanded register file architecture 26 expanded register file control registers 69 flag 78 interrupt mask register 77 interrupt priority register 76 interrupt request register 77 port 0 and 1 mode register 75 port 2 configuration register 73 port 3 mode register 74 port configuration register 73 register pointer 78 stack pointer high register 79 stack pointer low register 79 stop-mode recovery register 71 stop-mode recovery register 2 72 T16 control register 67 T8 and T16 common control functions register 65 T8/T16 control register 68 TC8 control register 64 watch-dog timer register 73

# F

features standby modes 1 functional description counter/timer functional blocks 38 CTR(D)01h register 33 CTR0(D)00h register 31 CTR2(D)02h register 35 CTR3(D)03h register 37 expanded register file 24 expanded register file architecture 26 HI16(D)09h register 30 HI8(D)0Bh register 30 L08(D)0Ah register 30 L0I6(D)08h register 30 program memory map 24 **RAM 23** register description 63 register file 28 register pointer 27 register pointer detail 29 SMR2(F)0D1h register 38 stack 29 TC16H(D)07h register 30 TC16L(D)06h register 31 TC8H(D)05h register 31 TC8L(D)04h register 31

# G

glitch filter circuitry 38

# Η

halt instruction, counter/timer 52

# I

input circuit 38 interrupt block diagram, counter/timer 49 interrupt types, sources and vectors 50

# L

low-voltage detection register 63