




Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                          |
| Core Processor             | Z8                                                                                                                                |
| Core Size                  | 8-Bit                                                                                                                             |
| Speed                      | 8MHz                                                                                                                              |
| Connectivity               | -                                                                                                                                 |
| Peripherals                | HLVD, POR, WDT                                                                                                                    |
| Number of I/O              | 24                                                                                                                                |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                    |
| Program Memory Type        | OTP                                                                                                                               |
| EEPROM Size                | -                                                                                                                                 |
| RAM Size                   | 237 x 8                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V                                                                                                                         |
| Data Converters            | -                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                          |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                                   |
| Mounting Type              | Through Hole                                                                                                                      |
| Package / Case             | 28-DIP (0.600", 15.24mm)                                                                                                          |
| Supplier Device Package    | -                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323lsp2832c">https://www.e-xfl.com/product-detail/zilog/zgp323lsp2832c</a> |



# Table of Contents

|                                                     |    |
|-----------------------------------------------------|----|
| Development Features .....                          | 1  |
| General Description .....                           | 2  |
| Pin Description .....                               | 4  |
| Absolute Maximum Ratings .....                      | 10 |
| Standard Test Conditions .....                      | 10 |
| DC Characteristics .....                            | 11 |
| AC Characteristics .....                            | 14 |
| Pin Functions .....                                 | 16 |
| XTAL1 Crystal 1 (Time-Based Input) .....            | 16 |
| XTAL2 Crystal 2 (Time-Based Output) .....           | 16 |
| Port 0 (P07–P00) .....                              | 16 |
| Port 1 (P17–P10) .....                              | 17 |
| Port 2 (P27–P20) .....                              | 18 |
| Port 3 (P37–P30) .....                              | 19 |
| RESET (Input, Active Low) .....                     | 23 |
| Functional Description .....                        | 23 |
| Program Memory .....                                | 23 |
| RAM .....                                           | 23 |
| Expanded Register File .....                        | 24 |
| Register File .....                                 | 28 |
| Stack .....                                         | 29 |
| Timers .....                                        | 30 |
| Counter/Timer Functional Blocks .....               | 38 |
| Expanded Register File Control Registers (0D) ..... | 64 |
| Expanded Register File Control Registers (0F) ..... | 69 |
| Standard Control Registers .....                    | 73 |
| Package Information .....                           | 80 |
| Ordering Information .....                          | 89 |
| Precharacterization Product .....                   | 95 |

## Development Features

Table 1 lists the features of ZiLOG®'s Z8 GP™ OTP MCU Family family members.


**Table 1. Features**

| Device                 | OTP (KB)     | RAM (Bytes) | I/O Lines    | Voltage Range |
|------------------------|--------------|-------------|--------------|---------------|
| ZGP323L OTP MCU Family | 4, 8, 16, 32 | 237         | 32, 24 or 16 | 2.0V–3.6V     |

- Low power consumption—6mW (typical)
- T = Temperature  
S = Standard 0° to +70°C  
E = Extended -40° to +105°C  
A = Automotive -40° to +125°C
- Three standby modes:
  - STOP—2μA (typical)
  - HALT—0.8mA (typical)
  - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
  - One programmable 8-bit counter/timer with two capture registers and two load registers
  - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
  - Programmable input glitch filter for pulse reception
- Six priority interrupts
  - Three external
  - Two assigned to counter/timers
  - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EPROM options
  - Port 0: 0–3 pull-up transistors
  - Port 0: 4–7 pull-up transistors

**Table 2. Power Connections**

| Connection | Circuit         | Device          |
|------------|-----------------|-----------------|
| Power      | V <sub>CC</sub> | V <sub>DD</sub> |
| Ground     | GND             | V <sub>SS</sub> |



Note: Refer to the specific package for available pins.

**Figure 1. Functional Block Diagram**




Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP\* Pin Configuration

Table 3. 20-Pin PDIP/SOIC/SSOP/CDIP\* Pin Identification

| Pin # | Symbol          | Function                                             | Direction                                   |
|-------|-----------------|------------------------------------------------------|---------------------------------------------|
| 1–3   | P25–P27         | Port 2, Bits 5,6,7                                   | Input/Output                                |
| 4     | P07             | Port 0, Bit 7                                        | Input/Output                                |
| 5     | V <sub>DD</sub> | Power Supply                                         |                                             |
| 6     | XTAL2           | Crystal Oscillator Clock                             | Output                                      |
| 7     | XTAL1           | Crystal Oscillator Clock                             | Input                                       |
| 8–10  | P31–P33         | Port 3, Bits 1,2,3                                   | Input                                       |
| 11,12 | P34, P36        | Port 3, Bits 4,6                                     | Output                                      |
| 13    | P00/Pref1/P30   | Port 0, Bit 0/Analog reference input<br>Port 3 Bit 0 | Input/Output for P00<br>Input for Pref1/P30 |
| 14    | P01             | Port 0, Bit 1                                        | Input/Output                                |
| 15    | V <sub>SS</sub> | Ground                                               |                                             |
| 16–20 | P20–P24         | Port 2, Bits 0,1,2,3,4                               | Input/Output                                |

► **Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

## Absolute Maximum Ratings

Stresses greater than those listed in Table 7 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.


**Table 6. Absolute Maximum Ratings**

| Parameter                                           | Minimum | Maximum | Units   | Notes |
|-----------------------------------------------------|---------|---------|---------|-------|
| Ambient temperature under bias                      | 0       | +70     | C       |       |
| Storage temperature                                 | −65     | +150    | C       |       |
| Voltage on any pin with respect to $V_{SS}$         | −0.3    | +5.5    | V       | 1     |
| Voltage on $V_{DD}$ pin with respect to $V_{SS}$    | −0.3    | +3.6    | V       |       |
| Maximum current on input and/or inactive output pin | −5      | +5      | $\mu$ A |       |
| Maximum output current from active output pin       | −25     | +25     | mA      |       |
| Maximum current into $V_{DD}$ or out of $V_{SS}$    |         | 75      | mA      |       |


Notes:  
This voltage applies to all pins except the following:  $V_{DD}$ , P32, P33 and  $\overline{\text{RESET}}$ .

## Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).



**Figure 7. Test Load Diagram**



**Figure 10. Port 1 Configuration**

## Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.

**Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T16_Data_LO | [7:0]        | R/W Data    |

**Counter/Timer8 High Hold Register—TC8H(D)05H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0]        | R/W Data    |

**Counter/Timer8 Low Hold Register—TC8L(D)04H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0]        | R/W Data    |

**CTR0 Counter/Timer8 Control Register—CTR0(D)00H**

Table 12 lists and briefly describes the fields for this register.

**Table 12. CTR0(D)00H Counter/Timer8 Control Register**

| Field            | Bit Position |     | Value | Description                    |
|------------------|--------------|-----|-------|--------------------------------|
| T8_Enable        | 7-----       | R/W | 0*    | Counter Disabled               |
|                  |              |     | 1     | Counter Enabled                |
|                  |              |     | 0     | Stop Counter                   |
|                  |              |     | 1     | Enable Counter                 |
| Single/Modulo-N  | -6-----      | R/W | 0     | Modulo-N                       |
|                  |              |     | 1     | Single Pass                    |
| Time_Out         | --5-----     | R/W | 0     | No Counter Time-Out            |
|                  |              |     | 1     | Counter Time-Out Occurred      |
|                  |              |     | 0     | No Effect                      |
|                  |              |     | 1     | Reset Flag to 0                |
| T8_Clock         | ---43---     | R/W | 0 0   | SCLK                           |
|                  |              |     | 0 1   | SCLK/2                         |
|                  |              |     | 1 0   | SCLK/4                         |
|                  |              |     | 1 1   | SCLK/8                         |
| Capture_INT_Mask | ----2--      | R/W | 0     | Disable Data Capture Interrupt |
|                  |              |     | 1     | Enable Data Capture Interrupt  |







Figure 19. Transmit Mode Flowchart

When T8 is enabled, the output T8\_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8\_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8\_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8\_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8\_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8\_OUT level and repeats the cycle. See Figure 20.



**Figure 20. 8-Bit Counter/Timer Circuits**

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.



**Caution:** To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. An initial count of 1 is not allowed (a non-function occurs). An initial count of 0 causes TC8 to count from 0 to FFH to FEH.





Figure 24. Demodulation Mode Flowchart



**Figure 30. Interrupt Block Diagram**


### Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

### Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 57) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

SMR(0F)0BH



\* Default after Power On Reset or Watch-Dog Reset

\* \* Set after STOP Mode Recovery

\* \* \* At the XOR gate input

\* \* \* \* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

**Figure 33. STOP Mode Recovery Register**

**SCLK/TCLK Divide-by-16 Select (D0)**

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.




Figure 34. SCLK Circuit

### Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 19).

### Stop-Mode Recovery Register 2—SMR2(F)0DH

Table 18 lists and briefly describes the fields for this register.

Table 18. SMR2(F)0DH:Stop Mode Recovery Register 2\*

| Field          | Bit Position |   | Value                                                             | Description                                                                                                                                                                                      |
|----------------|--------------|---|-------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Reserved       | 7-----       |   | 0                                                                 | Reserved (Must be 0)                                                                                                                                                                             |
| Recovery Level | -6-----      | W | 0 <sup>†</sup><br>1                                               | Low<br>High                                                                                                                                                                                      |
| Reserved       | --5-----     |   | 0                                                                 | Reserved (Must be 0)                                                                                                                                                                             |
| Source         | ---432--     | W | 000 <sup>†</sup><br>001<br>010<br>011<br>100<br>101<br>110<br>111 | A. POR Only<br>B. NAND of P23–P20<br>C. NAND of P27–P20<br>D. NOR of P33–P31<br>E. NAND of P33–P31<br>F. NOR of P33–P31, P00, P07<br>G. NAND of P33–P31, P00, P07<br>H. NAND of P33–P31, P22–P20 |
| Reserved       | -----10      |   | 00                                                                | Reserved (Must be 0)                                                                                                                                                                             |

**Notes:**

\* Port pins configured as outputs are ignored as a SMR recovery source.


<sup>†</sup> Indicates the value upon Power-On Reset

### Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8® CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



\* Default setting after reset

**Figure 37. Watch-Dog Timer Mode Register (Write Only)**

### WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 20.




## Expanded Register File Control Registers (0D)

The expanded register file control registers (0D) are depicted in Figure 39 through Figure 43.

CTR0(0D)00H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



\* Default setting after reset

\*\*Default setting after reset. Not reset with Stop Mode recovery.

**Figure 39. TC8 Control Register ((0D)00H: Read/Write Except Where Noted)**

R249 IPR(F9H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|





Figure 51. Interrupt Priority Register (F9H: Write Only)



**Figure 61. 20-Pin SSOP Package Diagram**




Figure 66. 40-Pin CDIP Package




Figure 67. 40-Pin PDIP Package Diagram



For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

**Codes**

ZG = ZiLOG General Purpose Family

P = OTP

323 = Family Designation

L = Voltage Range

2V to 3.6V

T = Temperature Range:

S = 0 to 70 degrees C (Standard)

E = -40 to +105 degrees C (Extended)

A = -40 to +125 degrees C (Automotive)

P = Package Type:

K = Windowed Cerdip

P = PDIP

H = SSOP

S = SOIC

## = Number of Pins

CC = Memory Size

M = Packaging Options

C = Non Lead-Free

G = Lead-Free

E = CDIP