Zilog - ZGP323LSS2816C Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | · |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | • |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | • |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323lss2816c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ZiLOG

| Figure 35. Stop Mode Recovery Source | . 57 |
|---|------|
| Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only) | . 59 |
| Figure 37. Watch-Dog Timer Mode Register (Write Only) | . 60 |
| Figure 38. Resets and WDT | . 61 |
| Figure 39. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted |) 64 |
| Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write) | . 65 |
| Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted) | . 67 |
| Figure 42. T8/T16 Control Register (0D)03H: Read/Write | |
| (Except Where Noted) | . 68 |
| Figure 43. Voltage Detection Register | . 69 |
| Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only) | . 70 |
| Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only) | . 71 |
| Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only |) 72 |
| Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only) | . 73 |
| Figure 48. Port 2 Mode Register (F6H: Write Only) | . 73 |
| Figure 49. Port 3 Mode Register (F7H: Write Only) | . 74 |
| Figure 50. Port 0 and 1 Mode Register (F8H: Write Only) | . 75 |
| Figure 51. Interrupt Priority Register (F9H: Write Only) | . 76 |
| Figure 52. Interrupt Request Register (FAH: Read/Write) | . 77 |
| Figure 53. Interrupt Mask Register (FBH: Read/Write) | . 77 |
| Figure 54. Flag Register (FCH: Read/Write) | . 78 |
| Figure 55. Register Pointer (FDH: Read/Write) | . 78 |
| Figure 56. Stack Pointer High (FEH: Read/Write) | . 79 |
| Figure 57. Stack Pointer Low (FFH: Read/Write) | . 79 |
| Figure 58. 20-Pin CDIP Package | . 80 |
| Figure 59. 20-Pin PDIP Package Diagram | . 81 |
| Figure 60. 20-Pin SOIC Package Diagram | . 81 |
| Figure 61. 20-Pin SSOP Package Diagram | . 82 |
| Figure 62. 28-Pin CDIP Package | . 83 |
| Figure 63. 28-Pin SOIC Package Diagram | . 84 |
| Figure 64. 28-Pin PDIP Package Diagram | . 85 |
| Figure 65. 28-Pin SSOP Package Diagram | . 86 |
| Figure 66. 40-Pin CDIP Package | . 87 |
| Figure 67. 40-Pin PDIP Package Diagram | . 87 |
| Figure 68. 48-Pin SSOP Package Design | . 88 |





Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration

| Table 3. | 20-Pin PDIP/SOIC/SSOP/CDIP* | Pin | Identification |
|----------|-----------------------------|-----|----------------|
| | | | achtinoution |

| Pin # | Symbol | Function | Direction |
|-------|-----------------|--|---|
| 1–3 | P25–P27 | Port 2, Bits 5,6,7 | Input/Output |
| 4 | P07 | Port 0, Bit 7 | Input/Output |
| 5 | V _{DD} | Power Supply | |
| 6 | XTAL2 | Crystal Oscillator Clock | Output |
| 7 | XTAL1 | Crystal Oscillator Clock | Input |
| 8–10 | P31–P33 | Port 3, Bits 1,2,3 | Input |
| 11,12 | P34. P36 | Port 3, Bits 4,6 | Output |
| 13 | P00/Pref1/P30 | Port 0, Bit 0/Analog reference input Port 3 Bit 0 | Input/Output for P00 Input for Pref1/P30 |
| 14 | P01 | Port 0, Bit 1 | Input/Output |
| 15 | V _{SS} | Ground | |
| 16–20 | P20-P24 | Port 2, Bits 0,1,2,3,4 | Input/Output |

Note: *Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

>

Z8 GPTM OTP MCU Family Product Specification



| | 1 | | 1 7 | | | |
|-------|---|----|------------|----|---|-----------|
| NC | | 1 | \bigcirc | 18 | _ | NC |
| DOF | | 2 | | 40 | | NC |
| P20 | | 2 | | 47 | | NC DO4 |
| P26 | | 3 | | 40 | | P24 |
| P27 | | 4 | | 45 | | P23 |
| P04 | E | 5 | | 44 | | P22 |
| N/C | | 6 | | 43 | | P21 |
| P05 | | 7 | | 42 | | P20 |
| P06 | | 8 | | 41 | | P03 |
| P14 | | 9 | | 40 | | P13 |
| P15 | | 10 | | 39 | | P12 |
| P07 | С | 11 | 40 D' | 38 | | VSS |
| VDD | E | 12 | 48-PIN | 37 | | VSS |
| VDD | | 13 | 330P | 36 | | N/C |
| N/C | C | 14 | | 35 | | P02 |
| P16 | | 15 | | 34 | | P11 |
| P17 | | 16 | | 33 | | P10 |
| XTAL2 | | 17 | | 32 | | P01 |
| XTAL1 | | 18 | | 31 | | P00 |
| P31 | | 19 | | 30 | | N/C |
| P32 | | 20 | | 29 | | PREF1/P30 |
| P33 | | 21 | | 28 | | P36 |
| P34 | | 22 | | 27 | | P37 |
| NC | | 23 | | 26 | _ | P35 |
| VSS | H | 20 | | 20 | _ | RESET |
| .00 | _ | 24 | | 20 | | |

Figure 6. 48-Pin SSOP Pin Configuration

Table 5. 40- and 48-Pin Configuration

| 40-Pin PDIP/CDIP* # | 48-Pin SSOP # | Symbol |
|---------------------|---------------|--------|
| 26 | 31 | P00 |
| 27 | 32 | P01 |
| 30 | 35 | P02 |
| 34 | 41 | P03 |
| 5 | 5 | P04 |
| 6 | 7 | P05 |
| 7 | 8 | P06 |
| 10 | 11 | P07 |
| 28 | 33 | P10 |
| 29 | 34 | P11 |
| 32 | 39 | P12 |

| | T _A = 0°C to +70°C | | | | | | | |
|------------------|----------------------------------|-----------------|-----|-----|-----|-------|---|-------|
| Symbol | Parameter | V _{CC} | Min | Тур | Max | Units | Conditions | Notes |
| I _{CC1} | Standby Current | 2.0 | | | 3 | mA | V _{IN} = 0V, V _{CC} at 8.0MHz | 1, 2 |
| | (HALT Mode) | 3.6 | | | 5 | | Same as above | 1, 2 |
| | | 2.0 | | | 2 | | Clock Divide-by-16 at 8.0MHz | 1, 2 |
| | | 3.6 | | | 4 | | Same as above | 1, 2 |
| I _{CC2} | Standby Current (Stop | 2.0 | | | 8 | μA | V _{IN} = 0 V, V _{CC} WDT is not Running | 3 |
| | Mode) | 3.6 | | | 10 | μA | Same as above | 3 |
| | | 2.0 | | | 500 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | 3.6 | | | 800 | μA | Same as above | 3 |
| I _{LV} | Standby Current (Low Voltage) | | | | 10 | μΑ | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage | | | | 2.0 | V | 8MHz maximum | |
| BO | Protection | | | | | | Ext. CLK Freq. | |
| V _{LVD} | Vcc Low Voltage | | | 2.4 | | V | | |
| | Detection | | | | | | | |
| V _{HVD} | Vcc High Voltage | | | 2.7 | | V | | |
| | Detection | | | | | | | |
| | | | | | | | | |

Table 8. DC Characteristics (Continued)

Notes:

1. All outputs unloaded, inputs at rail.

2. CL1 = CL2 = 100 pF.

3. Oscillator stopped.

4. Oscillator stops when V_{CC} falls below V_{BO} limit. 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μ F), physically close to the V_{DD} and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.

Table 9. EPROM/OTP Characteristics

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|---------|-------|
| | Erase Time | 15 | | | Minutes | 1,3 |
| | Data Retention @ use years | | 10 | | Years | 2 |
| | Program/Erase Endurance | 25 | | | Cycles | 1 |

Notes:

1. For windowed cerdip package only.

2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C. Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

AF = exp[(Ea/k)*(1/Tuse - 1/TStress)] Where: Ea is the intrinsic activation energy (eV; typ. 0.8) k is Boltzman's constant (8.67 x 10-5 eV/°K) °K = -273.16°C Tuse = Use Temperature in °K TStress = Stress Temperature in °K 3. At a stable UV Lamp output of 20mW/CM²





Figure 9. Port 0 Configuration

Port 1 (P17–P10)

Port 1 (see Figure 10) Port 1 can be configured for standard port input or output mode. After POR, Port 1 is configured as an input port. The output drivers are either push-pull or open-drain and are controlled by bit D1 in the PCON register.



Note: The Port 1 direction is reset to be input following an SMR.





Figure 12. Port 3 Configuration

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edgedetection circuit is through P31 or P20 (see "T8 and T16 Common Functions—

The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A $_{0\rm H}$ in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from 1H to FH exchanges the lower 16 registers to an expanded register bank.





Figure 16. Register Pointer

Example: Z8 GP: (See Figure 15 on page 26)

R253 RP = 00h R0 = Port 0 R1 = Port 1 R2 = Port 2 R3 = Port 3

But if:

R253 RP = 0Dh R0 = CTRL0 R1 = CTRL1 R2 = CTRL2R3 = Reserved



The counter/timers are mapped into ERF group D. Access is easily performed using the following:

| LD | RP, #0Dh | ; | Select ERF D |
|------------------------------------|---------------|---|---------------------------|
| for access to bank D | | | |
| | | ; | (working |
| register group 0) | | | |
| LD | R0,#xx | ; | load CTRL0 |
| LD | 1, #xx | ; | load CTRL1 |
| LD | R1, 2 | ; | $CTRL2 \rightarrow CTRL1$ |
| LD | RP. #0Dh | ; | Select ERF D |
| for access to bank D | , | , | |
| | | ; | (working |
| register group 0) | | | |
| LD | RP, #7Dh | ; | Select |
| expanded register bank | D and working | ; | register |
| group 7 of bank 0 for a | ccess. | | |
| LD | 71h, 2 | | |
| ; CTRL2 \rightarrow register 71h | | | |
| LD | R1, 2 | | |
| ; CTRL2 \rightarrow register 71h | | | |

Register File

>

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see Table 12) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (Figure 17). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.









* RP = 00: Selects Register Bank 0, Working Register Group 0

Figure 17. Register Pointer—Detail

Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.



Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field | Bit Position | | Description |
|---------------|--------------|-----|---------------------------|
| T8_Capture_HI | [7:0] | R/W | Captured Data - No Effect |

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field | Bit Position | | Description | | |
|---------------|--------------|-----|---------------------------|--|--|
| T8_Capture_L0 | [7:0] | R/W | Captured Data - No Effect | | |

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

| Field | Bit Position | | Description |
|----------------|--------------|-----|---------------------------|
| T16_Capture_HI | [7:0] | R/W | Captured Data - No Effect |

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

| Field | Bit Position | Description |
|----------------|--------------|-------------------------------|
| T16_Capture_LO | [7:0] | R/W Captured Data - No Effect |

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_HI | [7:0] | R/W | Data |



When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level and repeats the cycle. See Figure 20.



Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.

Ca

Caution: To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. *An initial count of 1 is not allowed (a non-function occurs).* An initial count of 0 causes TC8 to count from 0 to FFH to FEH.



If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

Note: Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.

Z8 GPTM OTP MCU Family Product Specification



Figure 35. Stop Mode Recovery Source



Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8[®] CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



* Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 20.



LVD(0D)0CH



* Default

Figure 43. Voltage Detection Register

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.



PCON(0F)00H



* Default setting after reset

Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only)



WDTMR(0F)0FH



* Default setting after reset

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

Standard Control Registers

R246 P2M(F6H)



* Default setting after reset

Figure 48. Port 2 Mode Register (F6H: Write Only)



R247 P3M(F7H)



* Default setting after reset. Not reset with Stop Mode recovery.

Figure 49. Port 3 Mode Register (F7H: Write Only)









Figure 62. 28-Pin CDIP Package