



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                          |
| Core Processor             | Z8                                                                                                                                |
| Core Size                  | 8-Bit                                                                                                                             |
| Speed                      | 8MHz                                                                                                                              |
| Connectivity               | -                                                                                                                                 |
| Peripherals                | HLVD, POR, WDT                                                                                                                    |
| Number of I/O              | 24                                                                                                                                |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                    |
| Program Memory Type        | OTP                                                                                                                               |
| EEPROM Size                | -                                                                                                                                 |
| RAM Size                   | 237 x 8                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V                                                                                                                         |
| Data Converters            | -                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                          |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                     |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)                                                                                                    |
| Supplier Device Package    | -                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323lss2832c">https://www.e-xfl.com/product-detail/zilog/zgp323lss2832c</a> |



# List of Tables

|           |                                                     |    |
|-----------|-----------------------------------------------------|----|
| Table 1.  | Features .....                                      | 1  |
| Table 2.  | Power Connections .....                             | 3  |
| Table 3.  | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification..... | 5  |
| Table 4.  | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification..... | 6  |
| Table 5.  | 40- and 48-Pin Configuration .....                  | 8  |
| Table 6.  | Absolute Maximum Ratings .....                      | 10 |
| Table 7.  | Capacitance .....                                   | 11 |
| Table 8.  | DC Characteristics .....                            | 11 |
| Table 9.  | EPROM/OTP Characteristics .....                     | 13 |
| Table 10. | AC Characteristics .....                            | 15 |
| Table 11. | Port 3 Pin Function Summary .....                   | 21 |
| Table 12. | CTR0(D)00H Counter/Timer8 Control Register .....    | 31 |
| Table 13. | CTR1(0D)01H T8 and T16 Common Functions.....        | 33 |
| Table 14. | CTR2(D)02H: Counter/Timer16 Control Register.....   | 36 |
| Table 15. | CTR3 (D)03H: T8/T16 Control Register .....          | 37 |
| Table 16. | Interrupt Types, Sources, and Vectors.....          | 50 |
| Table 17. | IRQ Register .....                                  | 50 |
| Table 18. | SMR2(F)0DH:Stop Mode Recovery Register 2* .....     | 56 |
| Table 19. | Stop Mode Recovery Source .....                     | 58 |
| Table 20. | Watch-Dog Timer Time Select .....                   | 61 |
| Table 21. | EPROM Selectable Options .....                      | 62 |

## Development Features

Table 1 lists the features of ZiLOG®'s Z8 GP™ OTP MCU Family family members.

**Table 1. Features**

| Device                 | OTP (KB)     | RAM (Bytes) | I/O Lines    | Voltage Range |
|------------------------|--------------|-------------|--------------|---------------|
| ZGP323L OTP MCU Family | 4, 8, 16, 32 | 237         | 32, 24 or 16 | 2.0V–3.6V     |

- Low power consumption—6mW (typical)
- T = Temperature  
S = Standard 0° to +70°C  
E = Extended -40° to +105°C  
A = Automotive -40° to +125°C
- Three standby modes:
  - STOP—2μA (typical)
  - HALT—0.8mA (typical)
  - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
  - One programmable 8-bit counter/timer with two capture registers and two load registers
  - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
  - Programmable input glitch filter for pulse reception
- Six priority interrupts
  - Three external
  - Two assigned to counter/timers
  - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EPROM options
  - Port 0: 0–3 pull-up transistors
  - Port 0: 4–7 pull-up transistors





Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP\* Pin Configuration

Table 4. 28-Pin PDIP/SOIC/SSOP/CDIP\* Pin Identification

| Pin   | Symbol                    | Direction    | Description                                                                     |
|-------|---------------------------|--------------|---------------------------------------------------------------------------------|
| 1-3   | P25-P27                   | Input/Output | Port 2, Bits 5,6,7                                                              |
| 4-7   | P04-P07                   | Input/Output | Port 0, Bits 4,5,6,7                                                            |
| 8     | V <sub>DD</sub>           |              | Power supply                                                                    |
| 9     | XTAL2                     | Output       | Crystal, oscillator clock                                                       |
| 10    | XTAL1                     | Input        | Crystal, oscillator clock                                                       |
| 11-13 | P31-P33                   | Input        | Port 3, Bits 1,2,3                                                              |
| 14    | P34                       | Output       | Port 3, Bit 4                                                                   |
| 15    | P35                       | Output       | Port 3, Bit 5                                                                   |
| 16    | P37                       | Output       | Port 3, Bit 7                                                                   |
| 17    | P36                       | Output       | Port 3, Bit 6                                                                   |
| 18    | Pref1/P30<br>Port 3 Bit 0 | Input        | Analog ref input; connect to V <sub>CC</sub> if not used<br>Input for Pref1/P30 |
| 19-21 | P00-P02                   | Input/Output | Port 0, Bits 0,1,2                                                              |
| 22    | V <sub>SS</sub>           |              | Ground                                                                          |
| 23    | P03                       | Input/Output | Port 0, Bit 3                                                                   |
| 24-28 | P20-P24                   | Input/Output | Port 2, Bits 0-4                                                                |

► **Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.



**Figure 5. 40-Pin PDIP/CDIP\* Pin Configuration**

► **Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

**Table 5. 40- and 48-Pin Configuration (Continued)**

| 40-Pin PDIP/CDIP* # | 48-Pin SSOP # | Symbol          |
|---------------------|---------------|-----------------|
| 33                  | 40            | P13             |
| 8                   | 9             | P14             |
| 9                   | 10            | P15             |
| 12                  | 15            | P16             |
| 13                  | 16            | P17             |
| 35                  | 42            | P20             |
| 36                  | 43            | P21             |
| 37                  | 44            | P22             |
| 38                  | 45            | P23             |
| 39                  | 46            | P24             |
| 2                   | 2             | P25             |
| 3                   | 3             | P26             |
| 4                   | 4             | P27             |
| 16                  | 19            | P31             |
| 17                  | 20            | P32             |
| 18                  | 21            | P33             |
| 19                  | 22            | P34             |
| 22                  | 26            | P35             |
| 24                  | 28            | P36             |
| 23                  | 27            | P37             |
| 20                  | 23            | NC              |
| 40                  | 47            | NC              |
| 1                   | 1             | NC              |
| 21                  | 25            | RESET           |
| 15                  | 18            | XTAL1           |
| 14                  | 17            | XTAL2           |
| 11                  | 12, 13        | V <sub>DD</sub> |
| 31                  | 24, 37, 38    | V <sub>SS</sub> |
| 25                  | 29            | Pref1/P30       |
|                     | 48            | NC              |




Figure 14. Program Memory Map (32K OTP)

## Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8® register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the

The counter/timers are mapped into ERF group D. Access is easily performed using the following:

```
LD          RP, #0Dh          ; Select ERF D
for access to bank D

                                ; (working
                                ; register group 0)
LD          R0, #xx          ; load CTRL0
LD          1, #xx          ; load CTRL1
LD          R1, 2            ; CTRL2→CTRL1

LD          RP, #0Dh          ; Select ERF D
for access to bank D

                                ; (working
                                ; register group 0)
LD          RP, #7Dh          ; Select
expanded register bank D and working ; register
group 7 of bank 0 for access.
LD          71h, 2
; CTRL2→register 71h
LD          R1, 2
; CTRL2→register 71h
```

## Register File

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see Table 12) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (Figure 17). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

- **Note:** Working register group E0–EF can only be accessed through working registers and indirect addressing modes.

### T8/T16\_Logic/Edge \_Detect

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

### Transmit\_Submode/Glitch Filter

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to “NORMAL OPERATION Mode” terminates the “PING-PONG Mode” operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

### Initial\_T8\_Out/Rising\_Edge

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

### Initial\_T16 Out/Falling \_Edge

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

- **Note:** Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/T16\_OUT.

### CTR2 Counter/Timer 16 Control Register—CTR2(D)02H

Table 14 lists and briefly describes the fields for this register.

### During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.


### Timer Output

The output logic for the timers is illustrated in Figure 29. P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of T16-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

### Interrupts

The Z8 GP™ OTP MCU Family features six different interrupts (Table 16). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 16) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 57.



**Figure 30. Interrupt Block Diagram**

**Table 19. Stop Mode Recovery Source**

| SMR:432 |    |    | Operation                          |
|---------|----|----|------------------------------------|
| D4      | D3 | D2 | Description of Action              |
| 0       | 0  | 0  | POR and/or external reset recovery |
| 0       | 0  | 1  | Reserved                           |
| 0       | 1  | 0  | P31 transition                     |
| 0       | 1  | 1  | P32 transition                     |
| 1       | 0  | 0  | P33 transition                     |
| 1       | 0  | 1  | P27 transition                     |
| 1       | 1  | 0  | Logical NOR of P20 through P23     |
| 1       | 1  | 1  | Logical NOR of P20 through P27     |

- **Note:** Any Port 2 bit defined as an output drives the corresponding input to the default state. For example, if the NOR of P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NOR equation. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 59 for other recover sources.

#### Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the  $T_{POR}$  delay after Stop Mode Recovery. The default configuration of this bit is 1. If the “fast” wake up is selected, the Stop Mode Recovery source must be kept active for at least 5  $T_{pC}$ .

- **Note:** It is recommended that this bit be set to 1 if using a crystal or resonator clock source. The  $T_{POR}$  delay allows the clock source to stabilize before executing instructions.

#### Stop Mode Recovery Edge Select (D6)


A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

#### Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).


R249 IPR(F9H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|




**Figure 51. Interrupt Priority Register (F9H: Write Only)**

R250 IRQ(FAH)



**Figure 52. Interrupt Request Register (FAH: Read/Write)**

R251 IMR(FBH)




\* Default setting after reset

\*\* Only by using EI, DI instruction; DI is required before changing the IMR register


**Figure 53. Interrupt Mask Register (FBH: Read/Write)**

### R252 Flags(FCH)




**Figure 54. Flag Register (FCH: Read/Write)**

### R253 RP(FDH)




Default setting after reset = 0000 0000

**Figure 55. Register Pointer (FDH: Read/Write)**




**Figure 61. 20-Pin SSOP Package Diagram**



| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 2.40       | 2.64  | .094     | .104 |
| A1     | 0.10       | 0.30  | .004     | .012 |
| A2     | 2.24       | 2.44  | .088     | .096 |
| B      | 0.36       | 0.46  | .014     | .018 |
| C      | 0.23       | 0.30  | .009     | .012 |
| D      | 17.78      | 18.00 | .700     | .710 |
| E      | 7.40       | 7.60  | .291     | .299 |
| ⓐ      | 1.27 BSC   |       | .050 BSC |      |
| H      | 10.00      | 10.65 | .394     | .419 |
| h      | 0.30       | 0.71  | .012     | .028 |
| L      | 0.61       | 1.00  | .024     | .039 |
| Q1     | 0.97       | 1.09  | .038     | .043 |

CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH.

**Figure 63. 28-Pin SOIC Package Diagram**



| OPTION TABLE |          |
|--------------|----------|
| OPTION #     | PACKAGE  |
| 01           | STANDARD |
| 02           | IDF      |

Note: ZILOG supplies both options for production. Component layout  
PCB design should cover bigger option 01.

| SYMBOL | OPT # | MILLIMETER |       | INCH     |       |
|--------|-------|------------|-------|----------|-------|
|        |       | MIN        | MAX   | MIN      | MAX   |
| A1     |       | 0.38       | 1.02  | .015     | .040  |
| A2     |       | 3.18       | 4.19  | .125     | .165  |
| B      |       | 0.38       | 0.53  | .015     | .021  |
| B1     | 01    | 1.40       | 1.65  | .055     | .065  |
|        | 02    | 1.14       | 1.40  | .045     | .055  |
| C      |       | 0.23       | 0.38  | .009     | .015  |
| D      | 01    | 36.58      | 37.34 | 1.440    | 1.470 |
|        | 02    | 35.31      | 35.94 | 1.390    | 1.415 |
| E      |       | 15.24      | 15.75 | .600     | .620  |
| E1     | 01    | 13.59      | 14.10 | .535     | .555  |
|        | 02    | 12.83      | 13.08 | .505     | .515  |
| e      |       | 2.54 TYP   |       | .100 BSC |       |
| eA     |       | 15.49      | 16.76 | .610     | .660  |
| L      |       | 3.05       | 3.81  | .120     | .150  |
| Q1     | 01    | 1.40       | 1.91  | .055     | .075  |
|        | 02    | 1.40       | 1.78  | .055     | .070  |
| S      | 01    | 1.52       | 2.29  | .060     | .090  |
|        | 02    | 1.02       | 1.52  | .040     | .060  |

CONTROLLING DIMENSIONS : INCH

Figure 64. 28-Pin PDIP Package Diagram

## Ordering Information

| <b>32KB Standard Temperature: 0° to +70°C</b>      |                     |                    |                     |
|----------------------------------------------------|---------------------|--------------------|---------------------|
| <b>Part Number</b>                                 | <b>Description</b>  | <b>Part Number</b> | <b>Description</b>  |
| ZGP323LSH4832C                                     | 48-pin SSOP 32K OTP | ZGP323LSS2832C     | 28-pin SOIC 32K OTP |
| ZGP323LSP4032C                                     | 40-pin PDIP 32K OTP | ZGP323LSH2032C     | 20-pin SSOP 32K OTP |
| ZGP323LSH2832C                                     | 28-pin SSOP 32K OTP | ZGP323LSP2032C     | 20-pin PDIP 32K OTP |
| ZGP323LSP2832C                                     | 28-pin PDIP 32K OTP | ZGP323LSS2032C     | 20-pin SOIC 32K OTP |
| ZGP323LSK2032E                                     | 20-pin CDIP 32K OTP | ZGP323LSK4032E     | 40-pin CDIP 32K OTP |
|                                                    |                     | ZGP323LSK2832E     | 28-pin CDIP 32K OTP |
| <b>32KB Extended Temperature: -40° to +105°C</b>   |                     |                    |                     |
| <b>Part Number</b>                                 | <b>Description</b>  | <b>Part Number</b> | <b>Description</b>  |
| ZGP323LEH4832C                                     | 48-pin SSOP 32K OTP | ZGP323LES2832C     | 28-pin SOIC 32K OTP |
| ZGP323LEP4032C                                     | 40-pin PDIP 32K OTP | ZGP323LEH2032C     | 20-pin SSOP 32K OTP |
| ZGP323LEH2832C                                     | 28-pin SSOP 32K OTP | ZGP323LEP2032C     | 20-pin PDIP 32K OTP |
| ZGP323LEP2832C                                     | 28-pin PDIP 32K OTP | ZGP323LES2032C     | 20-pin SOIC 32K OTP |
| <b>32KB Automotive Temperature: -40° to +125°C</b> |                     |                    |                     |
| <b>Part Number</b>                                 | <b>Description</b>  | <b>Part Number</b> | <b>Description</b>  |
| ZGP323LAH4832C                                     | 48-pin SSOP 32K OTP | ZGP323LAS2832C     | 28-pin SOIC 32K OTP |
| ZGP323LAP4032C                                     | 40-pin PDIP 32K OTP | ZGP323LAH2032C     | 20-pin SSOP 32K OTP |
| ZGP323LAH2832C                                     | 28-pin SSOP 32K OTP | ZGP323LAP2032C     | 20-pin PDIP 32K OTP |
| ZGP323LAP2832C                                     | 28-pin PDIP 32K OTP | ZGP323LAS2032C     | 20-pin SOIC 32K OTP |
| Note: Replace C with G for Lead-Free Packaging     |                     |                    |                     |



**16KB Standard Temperature: 0° to +70°C**

| Part Number    | Description         | Part Number    | Description         |
|----------------|---------------------|----------------|---------------------|
| ZGP323LSH4816C | 48-pin SSOP 16K OTP | ZGP323LSS2816C | 28-pin SOIC 16K OTP |
| ZGP323LSP4016C | 40-pin PDIP 16K OTP | ZGP323LSH2016C | 20-pin SSOP 16K OTP |
| ZGP323LSH2816C | 28-pin SSOP 16K OTP | ZGP323LSP2016C | 20-pin PDIP 16K OTP |
| ZGP323LSP2816C | 28-pin PDIP 16K OTP | ZGP323LSS2016C | 20-pin SOIC 16K OTP |

**16KB Extended Temperature: -40° to +105°C**

| Part Number    | Description         | Part Number    | Description         |
|----------------|---------------------|----------------|---------------------|
| ZGP323LEH4816C | 48-pin SSOP 16K OTP | ZGP323LES2816C | 28-pin SOIC 16K OTP |
| ZGP323LEP4016C | 40-pin PDIP 16K OTP | ZGP323LES2016C | 20-pin SOIC 16K OTP |
| ZGP323LEH2816C | 28-pin SSOP 16K OTP | ZGP323LEH2016C | 20-pin SSOP 16K OTP |
| ZGP323LEP2816C | 28-pin PDIP 16K OTP | ZGP323LEP2016C | 20-pin PDIP 16K OTP |

**16KB Automotive Temperature: -40° to +125°C**

| Part Number    | Description         | Part Number    | Description         |
|----------------|---------------------|----------------|---------------------|
| ZGP323LAH4816C | 48-pin SSOP 16K OTP | ZGP323LAS2816C | 28-pin SOIC 16K OTP |
| ZGP323LAP4016C | 40-pin PDIP 16K OTP | ZGP323LAH2016C | 20-pin SSOP 16K OTP |
| ZGP323LAH2816C | 28-pin SSOP 16K OTP | ZGP323LAP2016C | 20-pin PDIP 16K OTP |
| ZGP323LAP2816C | 28-pin PDIP 16K OTP | ZGP323LAS2016C | 20-pin SOIC 16K OTP |

Note: Replace C with G for Lead-Free Packaging

## M

memory, program 23  
modulo-N mode  
    T16\_OUT 45  
    T8\_OUT 41

## O

oscillator configuration 51  
output circuit, counter/timer 47

## P

package information  
    20-pin DIP package diagram 81  
    20-pin SSOP package diagram 82  
    28-pin DIP package diagram 85  
    28-pin SOIC package diagram 84  
    28-pin SSOP package diagram 86  
    40-pin DIP package diagram 87  
    48-pin SSOP package diagram 88  
pin configuration  
    20-pin DIP/SOIC/SSOP 5  
    28-pin DIP/SOIC/SSOP 6  
    40- and 48-pin 8  
    40-pin DIP 7  
    48-pin SSOP 8  
pin functions  
    port 0 (P07 - P00) 16  
    port 0 (P17 - P10) 17  
    port 0 configuration 17  
    port 1 configuration 18  
    port 2 (P27 - P20) 18  
    port 2 (P37 - P30) 19  
    port 2 configuration 19  
    port 3 configuration 20  
    port 3 counter/timer configuration 22  
    reset) 23  
    XTAL1 (time-based input 16  
    XTAL2 (time-based output) 16  
ping-pong mode 46  
port 0 configuration 17  
port 0 pin function 16

port 1 configuration 18  
port 1 pin function 17  
port 2 configuration 19  
port 2 pin function 18  
port 3 configuration 20  
port 3 pin function 19  
port 3 counter/timer configuration 22  
port configuration register 53  
power connections 3  
power supply 5  
precharacterization product 95  
program memory 23  
    map 24

## R

ratings, absolute maximum 10  
register 59  
    CTR(D)01h 33  
    CTR0(D)00h 31  
    CTR2(D)02h 35  
    CTR3(D)03h 37  
    flag 78  
    HI16(D)09h 30  
    HI8(D)0Bh 30  
    interrupt priority 76  
    interrupt request 77  
    interruptmask 77  
    L016(D)08h 30  
    L08(D)0Ah 30  
    LVD(D)0Ch 63  
    pointer 78  
    port 0 and 1 75  
    port 2 configuration 73  
    port 3 mode 74  
    port configuration 53, 73  
    SMR2(F)0Dh 38  
    stack pointer high 79  
    stack pointer low 79  
    stop mode recovery 55  
    stop mode recovery 2 59  
    stop-mode recovery 71  
    stop-mode recovery 2 72  
    T16 control 67