E·XFL

Zilog - ZGP323LSS2832C00TR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323lss2832c00tr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Figures

| Figure 1. | Functional Block Diagram | . 3 |
|------------|---|-----|
| Figure 2. | Counter/Timers Diagram | . 4 |
| Figure 3. | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration | . 5 |
| Figure 4. | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration | . 6 |
| Figure 5. | 40-Pin PDIP/CDIP* Pin Configuration | . 7 |
| Figure 6. | 48-Pin SSOP Pin Configuration | . 8 |
| Figure 7. | Test Load Diagram | 10 |
| Figure 8. | AC Timing Diagram | 14 |
| Figure 9. | Port 0 Configuration | 17 |
| Figure 10. | Port 1 Configuration | 18 |
| Figure 11. | Port 2 Configuration | 19 |
| Figure 12. | Port 3 Configuration | 20 |
| Figure 13. | Port 3 Counter/Timer Output Configuration | 22 |
| Figure 14. | Program Memory Map (32K OTP) | 24 |
| Figure 15. | Expanded Register File Architecture | 26 |
| Figure 16. | Register Pointer | 27 |
| Figure 17. | Register Pointer—Detail | 29 |
| Figure 18. | Glitch Filter Circuitry | 38 |
| Figure 19. | Transmit Mode Flowchart | 39 |
| Figure 20. | 8-Bit Counter/Timer Circuits | 40 |
| Figure 21. | T8_OUT in Single-Pass Mode | 41 |
| Figure 22. | T8_OUT in Modulo-N Mode | 41 |
| Figure 23. | Demodulation Mode Count Capture Flowchart | 42 |
| Figure 24. | Demodulation Mode Flowchart | 43 |
| Figure 25. | 16-Bit Counter/Timer Circuits | 44 |
| Figure 26. | T16_OUT in Single-Pass Mode | 45 |
| Figure 27. | T16_OUT in Modulo-N Mode | 45 |
| Figure 28. | Ping-Pong Mode Diagram | 47 |
| Figure 29. | Output Circuit | 47 |
| Figure 30. | Interrupt Block Diagram | 49 |
| Figure 31. | Oscillator Configuration | 51 |
| Figure 32. | Port Configuration Register (PCON) (Write Only) | 53 |
| Figure 33. | STOP Mode Recovery Register | 55 |
| Figure 34. | SCLK Circuit | 56 |



ZiLOG

| Figure 35. Stop Mode Recovery Source | . 57 |
|---|------|
| Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only) | . 59 |
| Figure 37. Watch-Dog Timer Mode Register (Write Only) | . 60 |
| Figure 38. Resets and WDT | . 61 |
| Figure 39. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted |) 64 |
| Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write) | . 65 |
| Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted) | . 67 |
| Figure 42. T8/T16 Control Register (0D)03H: Read/Write | |
| (Except Where Noted) | . 68 |
| Figure 43. Voltage Detection Register | . 69 |
| Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only) | . 70 |
| Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only) | . 71 |
| Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only |) 72 |
| Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only) | . 73 |
| Figure 48. Port 2 Mode Register (F6H: Write Only) | . 73 |
| Figure 49. Port 3 Mode Register (F7H: Write Only) | . 74 |
| Figure 50. Port 0 and 1 Mode Register (F8H: Write Only) | . 75 |
| Figure 51. Interrupt Priority Register (F9H: Write Only) | . 76 |
| Figure 52. Interrupt Request Register (FAH: Read/Write) | . 77 |
| Figure 53. Interrupt Mask Register (FBH: Read/Write) | . 77 |
| Figure 54. Flag Register (FCH: Read/Write) | . 78 |
| Figure 55. Register Pointer (FDH: Read/Write) | . 78 |
| Figure 56. Stack Pointer High (FEH: Read/Write) | . 79 |
| Figure 57. Stack Pointer Low (FFH: Read/Write) | . 79 |
| Figure 58. 20-Pin CDIP Package | . 80 |
| Figure 59. 20-Pin PDIP Package Diagram | . 81 |
| Figure 60. 20-Pin SOIC Package Diagram | . 81 |
| Figure 61. 20-Pin SSOP Package Diagram | . 82 |
| Figure 62. 28-Pin CDIP Package | . 83 |
| Figure 63. 28-Pin SOIC Package Diagram | . 84 |
| Figure 64. 28-Pin PDIP Package Diagram | . 85 |
| Figure 65. 28-Pin SSOP Package Diagram | . 86 |
| Figure 66. 40-Pin CDIP Package | . 87 |
| Figure 67. 40-Pin PDIP Package Diagram | . 87 |
| Figure 68. 48-Pin SSOP Package Design | . 88 |

Z8 GPTM OTP MCU Family Product Specification



Table 2. Power Connections

| Connection | Circuit | Device | |
|------------|-----------------|-----------------|--|
| Power | V _{CC} | V _{DD} | |
| Ground | GND | V _{SS} | |



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram



| P05 5 24 P20 P06 6 28-Pin 23 P03 P07 7 PDIP 22 V _{SS} V _{DD} 8 SOIC 21 P02 XTAL2 9 SSOP 20 P01 XTAL1 10 19 P00 P31 11 P32 12 17 P36 P37 P34 P34 14 15 P35 P35 |
|---|
|---|

Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration

| Table 4. | 28-Pin | PDIP/SOIC/SS | SOP/CDIP* | Pin | Identification |
|----------|--------|--------------|-----------|-----|----------------|
|----------|--------|--------------|-----------|-----|----------------|

| Pin | Symbol | Direction | Description |
|-------|-----------------|--------------|--|
| 1-3 | P25-P27 | Input/Output | Port 2, Bits 5,6,7 |
| 4-7 | P04-P07 | Input/Output | Port 0, Bits 4,5,6,7 |
| 8 | V _{DD} | | Power supply |
| 9 | XTAL2 | Output | Crystal, oscillator clock |
| 10 | XTAL1 | Input | Crystal, oscillator clock |
| 11-13 | P31-P33 | Input | Port 3, Bits 1,2,3 |
| 14 | P34 | Output | Port 3, Bit 4 |
| 15 | P35 | Output | Port 3, Bit 5 |
| 16 | P37 | Output | Port 3, Bit 7 |
| 17 | P36 | Output | Port 3, Bit 6 |
| 18 | Pref1/P30 | Input | Analog ref input; connect to V _{CC} if not used |
| | Port 3 Bit 0 | | Input for Pref1/P30 |
| 19-21 | P00-P02 | Input/Output | Port 0, Bits 0,1,2 |
| 22 | V _{SS} | | Ground |
| 23 | P03 | Input/Output | Port 0, Bit 3 |
| 24-28 | P20-P24 | Input/Output | Port 2, Bits 0-4 |



Note: *Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.





| | Г | | | | |
|-------|----------|----|---------------|------|--------------|
| NC | | 1 | $\overline{}$ | 40 | ⊐ NC |
| P25 | | 2 | | 39 | ⊐ P24 |
| P26 | | 3 | | 38 | ⊐ P23 |
| P27 | | 4 | | 37 | ⊐ P22 |
| P04 | | 5 | | 36 | 🗆 P21 |
| P05 | d | 6 | 40-Pir | 35 | ⊐ P20 |
| P06 | | 7 | PDIP | 34 | ⊐ P03 |
| P14 | | 8 | CDIP' | . 33 | 🗖 P13 |
| P15 | | 9 | • | 32 | ⊐ P12 |
| P07 | d | 10 | | 31 | ⊐ VSS |
| VDD | | 11 | | 30 | ⊐ P02 |
| P16 | d | 12 | | 39 | 🗆 P11 |
| P17 | d | 13 | | 28 | ⊐ P10 |
| XTAL2 | d | 14 | | 27 | ⊐ P01 |
| XTAL1 | d | 15 | | 26 | ⊐ P00 |
| P31 | d | 16 | | 25 | □ Pref1/P30 |
| P32 | d | 17 | | 24 | ⊐ P36 |
| P33 | þ | 18 | | 23 | ⊐ P37 |
| P34 | d | 19 | | 22 | □ <u>P35</u> |
| NC | | 20 | | 21 | RESET |

Figure 5. 40-Pin PDIP/CDIP* Pin Configuration

Note: *Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

Table 9. EPROM/OTP Characteristics

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|---------|-------|
| | Erase Time | 15 | | | Minutes | 1,3 |
| | Data Retention @ use years | | 10 | | Years | 2 |
| | Program/Erase Endurance | 25 | | | Cycles | 1 |

Notes:

1. For windowed cerdip package only.

2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C. Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

AF = exp[(Ea/k)*(1/Tuse - 1/TStress)] Where: Ea is the intrinsic activation energy (eV; typ. 0.8) k is Boltzman's constant (8.67 x 10-5 eV/°K) °K = -273.16°C Tuse = Use Temperature in °K TStress = Stress Temperature in °K 3. At a stable UV Lamp output of 20mW/CM²



Pin Functions

XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

Port 0 (P07-P00)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

Notes: Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port 0 direction is reset to be input following an SMR.



CTR1(0D)01H" on page 33). Other edge detect and IRQ modes are described in Table 11.

Note: Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery (SMR) source, these inputs must be placed into digital mode.

| Pin | I/O | Counter/Timers | Comparator | Interrupt |
|-----------|-----|----------------|------------|-----------|
| Pref1/P30 | IN | | RF1 | |
| P31 | IN | IN | AN1 | IRQ2 |
| P32 | IN | | AN2 | IRQ0 |
| P33 | IN | | RF2 | IRQ1 |
| P34 | OUT | Т8 | AO1 | |
| P35 | OUT | T16 | | |
| P36 | OUT | T8/16 | | |
| P37 | OUT | | AO2 | |
| P20 | I/O | IN | | |

Table 11. Port 3 Pin Function Summary

>

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 13). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.



Capture_INT_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

Counter_INT_Mask

Set this bit to allow an interrupt when T8 has a timeout.

P34_Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

T8 and T16 Common Functions—CTR1(0D)01H

This register controls the functions in common with the T8 and T16.

Table 13 lists and briefly describes the fields for this register.

| Field | Bit Position | | Value | Description |
|-------------------|--------------|-----|-------|-------------------|
| Mode | 7 | R/W | 0* | Transmit Mode |
| | | | | Demodulation Mode |
| P36_Out/ | -6 | R/W | | Transmit Mode |
| Demodulator_Input | | | 0* | Port Output |
| | | | 1 | T8/T16 Output |
| | | | | Demodulation Mode |
| | | | 0 | P31 |
| | | | 1 | P20 |
| T8/T16_Logic/ | 54 | R/W | | Transmit Mode |
| Edge _Detect | | | 00** | AND |
| | | | 01 | OR |
| | | | 10 | NOR |
| | | | 11 | NAND |
| | | | | Demodulation Mode |
| | | | 00** | Falling Edge |
| | | | 01 | Rising Edge |
| | | | 10 | Both Edges |
| | | | 11 | Reserved |

Table 13. CTR1(0D)01H T8 and T16 Common Functions

| Field | Bit Position | | Value | Description |
|-------------------|--------------|-----|-------|------------------------|
| Transmit_Submode/ | 32 | R/W | | Transmit Mode |
| Glitch_Filter | | | 00* | Normal Operation |
| | | | 01 | Ping-Pong Mode |
| | | | 10 | T16_Out = 0 |
| | | | 11 | T16_Out = 1 |
| | | | | Demodulation Mode |
| | | | 00* | No Filter |
| | | | 01 | 4 SCLK Cycle |
| | | | 10 | 8 SCLK Cycle |
| | | | 11 | Reserved |
| Initial_T8_Out/ | 1- | | | Transmit Mode |
| Rising Edge | | R/W | 0* | T8_OUT is 0 Initially |
| | | | 1 | T8_OUT is 1 Initially |
| | | | | Demodulation Mode |
| | | R | 0* | No Rising Edge |
| | | | 1 | Rising Edge Detected |
| | | W | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| Initial_T16_Out/ | 0 | | | Transmit Mode |
| Falling_Edge | | R/W | 0* | T16_OUT is 0 Initially |
| | | | 1 | T16_OUT is 1 Initially |
| | | | | Demodulation Mode |
| | | R | 0* | No Falling Edge |
| | | | 1 | Falling Edge Detected |
| | | W | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |

Table 13. CTR1(0D)01H T8 and T16 Common Functions (Continued)

Note:

*Default at Power-On Reset.

**Default at Power-On Reset.Not reset with Stop Mode recovery.

Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

P36_Out/Demodulator_Input

In TRANSMIT Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.



When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level and repeats the cycle. See Figure 20.



Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.

Ca

Caution: To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. *An initial count of 1 is not allowed (a non-function occurs).* An initial count of 0 causes TC8 to count from 0 to FFH to FEH.



Note: The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.



Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.







Figure 22. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put





Figure 30. Interrupt Block Diagram



| - 1110 |
|--------|
| 5 |
| |
| line |
| 3 |
| |

Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

PCON(FH)00H



* Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.



Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8[®] CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



* Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 20.

Table 20. Watch-Dog Timer Time Select

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0 | 0 | 5ms min. |
| 0 | 1 | 10ms min. |
| 1 | 0 | 20ms min. |
| 1 | 1 | 80ms min. |

WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1. See Figure 38.



* CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-High input translation.

Figure 38. Resets and WDT



Low-Voltage Detection Register—LVD(D)0Ch

Note: Voltage detection does not work at Stop mode. It must be disabled during Stop mode in order to reduce current.

| Field | Bit Position | | | Description |
|----------|--------------|-----|---------|--------------------------------|
| LVD | 76543 | | | Reserved No Effect |
| | 2 | R | 1 0* | HVD flag set HVD flag reset |
| | 1- | R | 1 0* | LVD flag set LVD flag reset |
| | 0 | R/W | 1 0* | Enable VD Disable VD |
| *Default | | | | |

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Voltage Detection and Flags

The Voltage Detection register (LVD, register 0CH at the expanded register bank 0Dh) offers an option of monitoring the V_{CC} voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the the V_{CC} level is monitored in real time. The flags in the LVD register valid 20uS after Voltage Detection is enabled. The HVD flag (bit 2 of the LVD register) is set only if V_{CC} is higher than V_{HVD}. The LVD flag (bit 1 of the LVD register) is set only if V_{CC} is lower than the V_{LVD}. When Voltage Detection is enabled, the LVD flag also triggers IRQ5. The IRQ bit 5 latches the low voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a flag only.

Notes: If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt instruction (EI) prior to enabling the voltage detection.



PCON(0F)00H



* Default setting after reset

Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only)



R250 IRQ(FAH)





Figure 52. Interrupt Request Register (FAH: Read/Write)

R251 IMR(FBH)



* Default setting after reset

* * Only by using EI, DI instruction; DI is required before changing the IMR register

Figure 53. Interrupt Mask Register (FBH: Read/Write)

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

Codes

ZG = ZiLOG General Purpose Family

P = OTP

- 323 = Family Designation
- L = Voltage Range

2V to 3.6V

T = Temperature Range:

S = 0 to 70 degrees C (Standard)

- E = -40 to +105 degrees C (Extended)
- A = -40 to +125 degrees C (Automotive)
- P = Package Type:
 - K = Windowed Cerdip
 - P = PDIP
 - H = SSOP
 - S = SOIC
- ## = Number of Pins
- CC = Memory Size
- M = Packaging Options
 - C = Non Lead-Free
 - G = Lead-Free
 - E = CDIP