

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, IrDA, LINbus, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 5.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 8x10b; D/A 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-HWQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11b7cana-u0 |

○ ROM, RAM capacities


| Flash ROM | Data flash | RAM | RL78/G1F | | | | |
|-----------|------------|-------------|----------|----------|----------|----------|----------|
| | | | 24 pins | 32 pins | 36 pins | 48 pins | 64 pins |
| 64 KB | 4 KB | 5.5 KB Note | R5F11B7E | R5F11BBE | R5F11BCE | R5F11BGE | R5F11BLE |
| 32 KB | 4 KB | 5.5 KB Note | R5F11B7C | R5F11BBC | R5F11BCC | R5F11BGC | R5F11BLC |

Note This is about 4.5 KB when performing self-programming and rewriting the data flash memory (For details, see **CHAPTER 3 CPU ARCHITECTURE** in the RL78/G1F User's Manual).

1.3.3 36-pin products


- 36-pin plastic WFLGA (4×4 mm, 0.5 mm pitch)

Top View



INDEX MARK

Bottom View



| | A | B | C | D | E | F | |
|---|--|--|--|-------------------------------------|--|---------------------------|---|
| 6 | EV _{DD0} | V _{DD} | P121/X1 | P122/X2/EXCLK | P137/INTP0 | P40/TOOL0 | 6 |
| 5 | P61/SDAA0 | P60/SCLA0 | V _{ss} | REGC | RESET | P124/XT2/EXCLKS | 5 |
| 4 | P31/TI03/TO03/INTP4/PCLBUZ0/SSI00/(TRJIO0)/VCOUT1 | P14/ANI24/RxD2/SI20/SDA20/TRDIO0/(SCLA0)/IrRxD | P20/ANI0/AVREFP/IVCMP12/INTP11 | P21/ANI1/AVREFM/IVCMP13 | P01/ANI16/TO00/RxD1/TRGCLKB/TRJIO0/INTP10/IVCMP11 | P123/XT1 | 4 |
| 3 | P50/INTP1/SI00/RxD0/TOOLRx/D/SDA00/TRGIOA/(TRJIO0)/(TRDIOC1) | P70/INTP6/(VCOUT0)/(VCOUT1) | P15/PCLBUZ1/SCK20/SCL20/TRDIO0/(SDAA0) | P23/ANI3/ANO1/PGAGND | P00/ANI17/TI00/TxD1/TRGCLKA/(TRJIO0)/INTP8/IVCMP10 | P120/ANI19/VCOUT0 | 3 |
| 2 | P30/INTP3/RTC1HZ/SCK00/SCL00/TRJ00/(TRDIOB1) | P16/TI01/TO01/INTP5/TRDIOC0/(Rx0D)/(TRDIOA1) | P12/ANI22/SO11/TRDIOB1 | P11/ANI21/SI11/SDA11/TRDIOC1 | P24/ANI4 | P22/ANI2/AN00/PGAI/IVCMP0 | 2 |
| 1 | P51/INTP2/SO00/TxD0/TOOLTx/D/TRGIOB/(TRDIOC1) | P17/TI02/TO02/TRDIOA0/TRDCLK0/(TxD0)/(TRDIO0) | P13/ANI23/TxD2/SO20/TRDIOA1/IrTxD | P10/ANI20/SCK11/SCL11/TRDIO1/(TxD2) | P147/ANI18/IVREF0 | P25/ANI5 | 1 |
| | A | B | C | D | E | F | |

Caution 1. Connect the REGC pin to V_{ss} pin via a capacitor (0.47 to 1 μ F).

Caution 2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.

Remark 1. For pin identification, see 1.4 Pin Identification.


Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers 0 to 3 (PIOR0 to PIOR3).

Remark 3. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins.

1.3.4 48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)

<R>



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers 0 to 3 (PIOR0 to PIOR3).

1.3.5 64-pin products

- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)

<R>



Caution 1. Make EVss0 pin the same potential as Vss pin.

Caution 2. Make Vdd pin the potential that is higher than EVdd0 pin.

Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd and EVdd0 pins and connect the Vss and EVss0 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers 0 to 3 (PIOR0 to PIOR3).

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F11BxxAxx

G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C

R5F11BxxGxx

Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Caution 2. With products not provided with an EVDD0, EVSS0 pin, replace EVDD0 with VDD, or replace EVSS0 with VSS.

Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G1F User's Manual.

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = 0 V)


(4/5)

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|------------------|--|---|-------------------------|------|------|
| Output voltage, high | V _{OH1} | P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P130, P140, P141, P146, P147 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -10.0 mA | EV _{DD0} - 1.5 | | V |
| | | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -3.0 mA | EV _{DD0} - 0.7 | | V |
| | | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -2.0 mA | EV _{DD0} - 0.6 | | V |
| | | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -1.5 mA | EV _{DD0} - 0.5 | | V |
| | | | 1.6 V ≤ EV _{DD0} < 1.8 V, I _{OH1} = -1.0 mA | EV _{DD0} - 0.5 | | V |
| | V _{OH2} | P20 to P27 | 1.6 V ≤ V _{DD} ≤ 5.5 V, I _{OH2} = -100 μA | V _{DD} - 0.5 | | V |
| Output voltage, low | V _{OL1} | P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P130, P140, P141, P146, P147 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 20.0 mA | | 1.3 | V |
| | | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 8.5 mA | | 0.7 | V |
| | | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 3.0 mA | | 0.6 | V |
| | | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 1.5 mA | | 0.4 | V |
| | | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 0.6 mA | | 0.4 | V |
| | | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 0.3 mA | | 0.4 | V |
| | V _{OL2} | P20 to P27 | 1.6 V ≤ V _{DD} ≤ 5.5 V, I _{OL2} = 400 μA | | 0.4 | V |
| | V _{OL3} | P60 to P63 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 15.0 mA | | 2.0 | V |
| | | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 5.0 mA | | 0.4 | V |
| | | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 3.0 mA | | 0.4 | V |
| | | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 2.0 mA | | 0.4 | V |
| | | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 1.0 mA | | 0.4 | V |


Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43, P50 to P55, P71, P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

TCY vs VDD (LS (low-speed main) mode)



TCY vs VDD (LV (low-voltage main) mode)



**(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)
(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = 0 V)**

| Parameter | Symbol | Conditions | HS (high-speed main) mode | | LS (low-speed main) mode | | LV (low-voltage main) mode | | Unit |
|--|---------------|---|---------------------------|------|--------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkCY1 | tkCY1 ≥ 4/fCLK 2.7 V ≤ EV _{DD0} ≤ 5.5 V 2.4 V ≤ EV _{DD0} ≤ 5.5 V 1.8 V ≤ EV _{DD0} ≤ 5.5 V 1.7 V ≤ EV _{DD0} ≤ 5.5 V 1.6 V ≤ EV _{DD0} ≤ 5.5 V | 125 | | 500 | | 1000 | | ns |
| | | | 250 | | 500 | | 1000 | | ns |
| | | | 500 | | 500 | | 1000 | | ns |
| | | | 1000 | | 1000 | | 1000 | | ns |
| | | | — | | 1000 | | 1000 | | ns |
| SCKp high-/low-level width | tkH1, tkL1 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | tkCY1/2 - 12 | | tkCY1/2 - 50 | | tkCY1/2 - 50 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | tkCY1/2 - 18 | | tkCY1/2 - 50 | | tkCY1/2 - 50 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | tkCY1/2 - 38 | | tkCY1/2 - 50 | | tkCY1/2 - 50 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | tkCY1/2 - 50 | | tkCY1/2 - 50 | | tkCY1/2 - 50 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | tkCY1/2 - 100 | | tkCY1/2 - 100 | | tkCY1/2 - 100 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | — | | tkCY1/2 - 100 | | tkCY1/2 - 100 | | ns |
| Slp setup time (to SCKp↑) Note 1 | tsIK1 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 44 | | 110 | | 110 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 44 | | 110 | | 110 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | 75 | | 110 | | 110 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | 110 | | 110 | | 110 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | 220 | | 220 | | 220 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | — | | 220 | | 220 | | ns |
| Slp hold time (from SCKp↑) Note 2 | tksI1 | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | 19 | | 19 | | 19 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | — | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output Note 3 | tksO1 | 1.7 V ≤ EV _{DD0} ≤ 5.5 V C = 30 pF Note 4 | | 25 | | 25 | | 25 | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V C = 30 pF Note 4 | | — | | 25 | | 25 | ns |

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3, 5, 7)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.8 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) mode | | LS (low-speed main) mode | | LV (low-voltage main) mode | | Unit |
|---------------|--------|------------|--|------|--------------------------|------|----------------------------|------|-----------------------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | reception | 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | | fMCK/6 Note 1 | | fMCK/6 Note 1 | | fMCK/6 Note 1 bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 4 | | 5.3 | | 1.3 | | 0.6 Mbps |
| | | | 2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | | fMCK/6 Note 1 | | fMCK/6 Note 1 | | fMCK/6 Note 1 bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 4 | | 5.3 | | 1.3 | | 0.6 Mbps |
| | | | 1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V | | fMCK/6 Notes 1, 2, 3 | | fMCK/6 Notes 1, 2 | | fMCK/6 Notes 1, 2 bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 4 | | 5.3 | | 1.3 | | 0.6 Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with EVDD0 ≥ Vb.**Note 3.** The following conditions are required for low voltage interface when EVDD0 < VDD.

2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps

1.8 V ≤ EVDD0 < 2.4 V: MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode: 32 MHz (2.7 V ≤ VDD ≤ 5.5 V)

16 MHz (2.4 V ≤ VDD ≤ 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V ≤ VDD ≤ 5.5 V)

LV (low-voltage main) mode: 4 MHz (1.6 V ≤ VDD ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and Vil, see the DC characteristics with TTL input buffer selected.**Remark 1.** Vb [V]: Communication line voltage**Remark 2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 5, 7)**Remark 3.** fMCK: Serial array unit operation clock frequency(Operation clock to be set by the CKS_{mn} bit of serial mode register mn (SMR_{mn}). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) mode | | LS (low-speed main) mode | | LV (low-voltage main) mode | | Unit |
|--|---------------|--|------------------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time Note 1 | tkCY2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | 24 MHz < f _{MCK} | 14/f _{MCK} | — | — | — | — | ns |
| | | | 20 MHz < f _{MCK} ≤ 24 MHz | 12/f _{MCK} | — | — | — | — | ns |
| | | | 8 MHz < f _{MCK} ≤ 20 MHz | 10/f _{MCK} | — | — | — | — | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 8/f _{MCK} | 16/f _{MCK} | — | — | — | ns |
| | | | f _{MCK} ≤ 4 MHz | 6/f _{MCK} | 10/f _{MCK} | — | 10/f _{MCK} | — | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | 24 MHz < f _{MCK} | 20/f _{MCK} | — | — | — | — | ns |
| | | | 20 MHz < f _{MCK} ≤ 24 MHz | 16/f _{MCK} | — | — | — | — | ns |
| | | | 16 MHz < f _{MCK} ≤ 20 MHz | 14/f _{MCK} | — | — | — | — | ns |
| | | | 8 MHz < f _{MCK} ≤ 16 MHz | 12/f _{MCK} | — | — | — | — | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 8/f _{MCK} | 16/f _{MCK} | — | — | — | ns |
| | | | f _{MCK} ≤ 4 MHz | 6/f _{MCK} | 10/f _{MCK} | — | 10/f _{MCK} | — | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note 2 | 24 MHz < f _{MCK} | 48/f _{MCK} | — | — | — | — | ns |
| | | | 20 MHz < f _{MCK} ≤ 24 MHz | 36/f _{MCK} | — | — | — | — | ns |
| | | | 16 MHz < f _{MCK} ≤ 20 MHz | 32/f _{MCK} | — | — | — | — | ns |
| | | | 8 MHz < f _{MCK} ≤ 16 MHz | 26/f _{MCK} | — | — | — | — | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 16/f _{MCK} | 16/f _{MCK} | — | — | — | ns |
| | | | f _{MCK} ≤ 4 MHz | 10/f _{MCK} | 10/f _{MCK} | — | 10/f _{MCK} | — | ns |
| SCKp high-/low-level width | tKH2, tKL2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | tkCY2/2 - 12 | tkCY2/2 - 50 | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | tkCY2/2 - 18 | tkCY2/2 - 50 | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note 2 | tkCY2/2 - 50 | tkCY2/2 - 50 | tkCY2/2 - 50 | tkCY2/2 - 50 | tkCY2/2 - 50 | tkCY2/2 - 50 | ns |
| Slp setup time (to SCKp↑) Note 3 | tsIK2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | 1/f _{MCK} + 20 | 1/f _{MCK} + 30 | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | 1/f _{MCK} + 20 | 1/f _{MCK} + 30 | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note 2 | 1/f _{MCK} + 30 | 1/f _{MCK} + 30 | 1/f _{MCK} + 30 | 1/f _{MCK} + 30 | 1/f _{MCK} + 30 | 1/f _{MCK} + 30 | ns |
| Slp hold time (from SCKp↑) Note 4 | tksI2 | | 1/f _{MCK} + 31 | 1/f _{MCK} + 31 | 1/f _{MCK} + 31 | 1/f _{MCK} + 31 | 1/f _{MCK} + 31 | 1/f _{MCK} + 31 | ns |
| Delay time from SCKp↓ to SO _p output Note 5 | tksO2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | | 2/f _{MCK} + 120 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | | 2/f _{MCK} + 214 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | 2/f _{MCK} + 573 | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note 2, C _b = 30 pF, R _b = 5.5 kΩ | | 2/f _{MCK} + 573 | ns |

(Notes, Cautions, and Remarks are listed on the next page.)

- (2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI24

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, 1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V, Vss = EVSS0 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|--------|--|-------------------------------|--------|------|------------------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error Note 1 | AINL | 10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4 | 1.8 V ≤ AVREFP ≤ 5.5 V | | 1.2 | ±5.0 | LSB |
| | | | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5 | | 1.2 | ±8.5 | LSB |
| Conversion time | tCONV | 10-bit resolution Target ANI pin: ANI16 to ANI24 | 3.6 V ≤ VDD ≤ 5.5 V | 2.125 | | 39 | μs |
| | | | 2.7 V ≤ VDD ≤ 5.5 V | 3.1875 | | 39 | μs |
| | | | 1.8 V ≤ VDD ≤ 5.5 V | 17 | | 39 | μs |
| | | | 1.6 V ≤ VDD ≤ 5.5 V | 57 | | 95 | μs |
| Zero-scale error Notes 1, 2 | Ezs | 10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4 | 1.8 V ≤ AVREFP ≤ 5.5 V | | | ±0.35 | %FSR |
| | | | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5 | | | ±0.60 | %FSR |
| Full-scale error Notes 1, 2 | Efs | 10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4 | 1.8 V ≤ AVREFP ≤ 5.5 V | | | ±0.35 | %FSR |
| | | | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5 | | | ±0.60 | %FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4 | 1.8 V ≤ AVREFP ≤ 5.5 V | | | ±3.5 | LSB |
| | | | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5 | | | ±6.0 | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4 | 1.8 V ≤ AVREFP ≤ 5.5 V | | | ±2.0 | LSB |
| | | | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5 | | | ±2.5 | LSB |
| Analog input voltage | VAIN | ANI16 to ANI24 | | 0 | | AVREFP and EVDD0 | V |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When EVDD0 ≤ AVREFP ≤ VDD, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.

Overall error: Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------------------|--|------|------|------|-------|
| Temperature sensor output voltage | V _{TMPS25} | Setting ADS register = 80H, TA = +25°C | | 1.05 | | V |
| Internal reference voltage | V _{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | F _{VTMPS} | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | t _{AMP} | | 5 | | | μs |

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V ≤ EV_{SS0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------|------------------|---------------------------|---------------------------------|------|------|------|------|
| Resolution | RES | | | | | 8 | bit |
| Overall error | AINL | R _{load} = 4 MΩ | 1.8 V ≤ V _{DD} ≤ 5.5 V | | | ±2.5 | LSB |
| | | R _{load} = 8 MΩ | 1.8 V ≤ V _{DD} ≤ 5.5 V | | | ±2.5 | LSB |
| Settling time | t _{SET} | C _{load} = 20 pF | 2.7 V ≤ V _{DD} ≤ 5.5 V | | | 3 | μs |
| | | | 1.6 V ≤ V _{DD} < 2.7 V | | | 6 | μs |


2.6.6 POR circuit characteristics

(TA = -40 to +85°C, Vss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------|--------|---|------|------|------|------|
| Power on/down reset threshold | VPOR | Voltage threshold on VDD rising | 1.47 | 1.51 | 1.55 | V |
| | VPDR | Voltage threshold on VDD falling Note 1 | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width Note 2 | TPW | | 300 | | | μs |

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in **2.4 AC Characteristics**.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



(2) Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR ≤ EVDD0 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|--|------------------------------|------|------|------|
| Voltage detection threshold | VLVDA0 | VPOC2, VPOC1, VPOCO = 0, 0, 0, falling reset voltage | 1.60 | 1.63 | 1.66 | V |
| | VLVDA1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.74 | 1.77 | 1.81 |
| | | | Falling interrupt voltage | 1.70 | 1.73 | 1.77 |
| | VLVDA2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 1.84 | 1.88 | 1.91 |
| | | | Falling interrupt voltage | 1.80 | 1.84 | 1.87 |
| | VLVDA3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 |
| | | | Falling interrupt voltage | 2.80 | 2.86 | 2.91 |
| | VLVDB0 | VPOC2, VPOC1, VPOCO = 0, 0, 1, falling reset voltage | 1.80 | 1.84 | 1.87 | V |
| | VLVDB1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.94 | 1.98 | 2.02 |
| | | | Falling interrupt voltage | 1.90 | 1.94 | 1.98 |
| | VLVDB2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.05 | 2.09 | 2.13 |
| | | | Falling interrupt voltage | 2.00 | 2.04 | 2.08 |
| | VLVDB3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.07 | 3.13 | 3.19 |
| | | | Falling interrupt voltage | 3.00 | 3.06 | 3.12 |
| | VLVDC0 | VPOC2, VPOC1, VPOCO = 0, 1, 0, falling reset voltage | 2.40 | 2.45 | 2.50 | V |
| | VLVDC1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.56 | 2.61 | 2.66 |
| | | | Falling interrupt voltage | 2.50 | 2.55 | 2.60 |
| | VLVDC2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.66 | 2.71 | 2.76 |
| | | | Falling interrupt voltage | 2.60 | 2.65 | 2.70 |
| | VLVDC3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.68 | 3.75 | 3.82 |
| | | | Falling interrupt voltage | 3.60 | 3.67 | 3.74 |
| | VLVDD0 | VPOC2, VPOC1, VPOCO = 0, 1, 1, falling reset voltage | 2.70 | 2.75 | 2.81 | V |
| | VLVDD1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 |
| | | | Falling interrupt voltage | 2.80 | 2.86 | 2.91 |
| | VLVDD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.96 | 3.02 | 3.08 |
| | | | Falling interrupt voltage | 2.90 | 2.96 | 3.02 |
| | VLVDD3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.98 | 4.06 | 4.14 |
| | | | Falling interrupt voltage | 3.90 | 3.98 | 4.06 |

2.6.8 Power supply voltage rising slope characteristics

(TA = -40 to +85°C, Vss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD | | | | 54 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdd reaches the operating voltage range shown in 2.4 AC Characteristics.

3.1 Absolute Maximum Ratings

| Absolute Maximum Ratings (1/2) | | | | |
|--------------------------------|---------|---|--|------|
| Parameter | Symbols | Conditions | Ratings | Unit |
| Supply voltage | VDD | | -0.5 to +6.5 | V |
| | EVDD0 | | -0.5 to +6.5 | V |
| REGC pin input voltage | VIREGC | REGC | -0.3 to +2.8 and -0.3 to VDD +0.3 Note 1 | V |
| Input voltage | VI1 | P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147 | -0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2 | V |
| | VI2 | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
| | VI3 | P20 to P27, P121 to P124, P137, EXCLK, EXCLKS, RESET | -0.3 to VDD +0.3 Note 2 | V |
| Output voltage | VO1 | P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P60 to P63, P70 to P77, P120, P130, P140, P141, P146, P147 | -0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2 | V |
| | VO2 | P20 to P27 | -0.3 to VDD +0.3 Note 2 | V |
| Analog input voltage | VAI1 | ANI16 to ANI24 | -0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3 | V |
| | VAI2 | ANI0 to ANI7 | -0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3 | V |

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage

3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = 0 V)

(1/2)

| Parameter | Symbol | Conditions | | | | | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|-------------------------------------|---|---|----------------------|-------------|------|------|------|------|
| Supply current Note 1 | IDD1 | Operat- ing mode | HS (high-speed main) mode Note 5 | fHO CO = 64 MHz, fIH = 32 MHz Note 3 | Basic operation | VDD = 5.0 V | | 2.4 | | mA |
| | | | | fHO CO = 32 MHz, fIH = 32 MHz Note 3 | Basic operation | VDD = 3.0 V | | 2.4 | | |
| | | | HS (high-speed main) mode Note 5 | fHO CO = 64 MHz, fIH = 32 MHz Note 3 | Normal operation | VDD = 5.0 V | | 2.1 | | |
| | | | | fHO CO = 32 MHz, fIH = 32 MHz Note 3 | Normal operation | VDD = 3.0 V | | 2.1 | | |
| | | HS (high-speed main) mode Note 5 | fHO CO = 48 MHz, fIH = 24 MHz Note 3 | Normal operation | VDD = 5.0 V | | | 4.1 | 7.3 | mA |
| | | | | fHO CO = 48 MHz, fIH = 24 MHz Note 3 | Normal operation | VDD = 3.0 V | | 4.1 | 7.3 | |
| | | | fHO CO = 24 MHz, fIH = 24 MHz Note 3 | Normal operation | VDD = 5.0 V | | | 3.8 | 6.7 | |
| | | | | fHO CO = 24 MHz, fIH = 24 MHz Note 3 | Normal operation | VDD = 3.0 V | | 3.8 | 6.7 | |
| | | | fHO CO = 16 MHz, fIH = 16 MHz Note 3 | Normal operation | VDD = 5.0 V | | | 2.8 | 4.9 | |
| | | | | fHO CO = 16 MHz, fIH = 16 MHz Note 3 | Normal operation | VDD = 3.0 V | | 2.8 | 4.9 | |
| | | HS (high-speed main) mode Note 5 | fMX = 20 MHz Note 2, VDD = 5.0 V | Normal operation | Square wave input | | | 3.3 | 5.7 | mA |
| | | | | fMX = 20 MHz Note 2, VDD = 5.0 V | Resonator connection | | | 3.5 | 5.8 | |
| | | | fMX = 20 MHz Note 2, VDD = 3.0 V | Normal operation | Square wave input | | | 3.3 | 5.7 | |
| | | | | fMX = 20 MHz Note 2, VDD = 3.0 V | Resonator connection | | | 3.5 | 5.8 | |
| | | | fMX = 10 MHz Note 2, VDD = 5.0 V | Normal operation | Square wave input | | | 2.0 | 3.4 | |
| | | | | fMX = 10 MHz Note 2, VDD = 5.0 V | Resonator connection | | | 2.1 | 3.5 | |
| | | Subsystem clock operation | fSUB = 32.768 kHz Note 4 TA = -40°C | Normal operation | Square wave input | | | 4.7 | 6.1 | μA |
| | | | | fSUB = 32.768 kHz Note 4 TA = -40°C | Resonator connection | | | 4.7 | 6.1 | |
| | | | fSUB = 32.768 kHz Note 4 TA = +25°C | Normal operation | Square wave input | | | 4.7 | 6.1 | |
| | | | | fSUB = 32.768 kHz Note 4 TA = +25°C | Resonator connection | | | 4.7 | 6.1 | |
| | | | fSUB = 32.768 kHz Note 4 TA = +50°C | Normal operation | Square wave input | | | 4.8 | 6.7 | |
| | | | | fSUB = 32.768 kHz Note 4 TA = +50°C | Resonator connection | | | 4.8 | 6.7 | |
| | | | fSUB = 32.768 kHz Note 4 TA = +70°C | Normal operation | Square wave input | | | 4.8 | 7.5 | |
| | | | | fSUB = 32.768 kHz Note 4 TA = +70°C | Resonator connection | | | 4.8 | 7.5 | |
| | | | fSUB = 32.768 kHz Note 4 TA = +85°C | Normal operation | Square wave input | | | 5.4 | 8.9 | |
| | | | | fSUB = 32.768 kHz Note 4 TA = +85°C | Resonator connection | | | 5.4 | 8.9 | |
| | | | fSUB = 32.768 kHz Note 4 TA = +105°C | Normal operation | Square wave input | | | 7.2 | 21.0 | |
| | | | | fSUB = 32.768 kHz Note 4 TA = +105°C | Resonator connection | | | 7.3 | 21.1 | |

(Notes and Remarks are listed on the next page.)

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) mode | Unit |
|--|---------------|-----------------------|-----------------------|---------------------------|-----------------|
| | | MIN. | MAX. | | |
| SCKp cycle time Note 5 | tkCY2 | 4.0 V ≤ EVDD0 ≤ 5.5 V | 20 MHz < fmck | 16/fmck | ns |
| | | | fmck ≤ 20 MHz | 12/fmck | ns |
| | | 2.7 V ≤ EVDD0 ≤ 5.5 V | 16 MHz < fmck | 16/fmck | ns |
| | | | fmck ≤ 16 MHz | 12/fmck | ns |
| | | 2.4 V ≤ EVDD0 ≤ 5.5 V | | 12/fmck and 1000 | ns |
| SCKp high-/low-level width | tkH2, tkL2 | 4.0 V ≤ EVDD0 ≤ 5.5 V | | tkCY2/2 - 14 | ns |
| | | 2.7 V ≤ EVDD0 ≤ 5.5 V | | tkCY2/2 - 16 | ns |
| | | 2.4 V ≤ EVDD0 ≤ 5.5 V | | 1/fmck + 36 | ns |
| Slp setup time (to SCKp↑) Note 1 | tsIK2 | 2.7 V ≤ EVDD0 ≤ 5.5 V | | 1/fmck + 40 | ns |
| | | 2.4 V ≤ EVDD0 ≤ 5.5 V | | 1/fmck + 60 | ns |
| Slp hold time (from SCKp↑) Note 2 | tkSI2 | | | 1/fmck + 62 | ns |
| Delay time from SCKp↓ to SOp output Note 3 | tkSO2 | C = 30 pF Note 4 | 2.7 V ≤ EVDD0 ≤ 5.5 V | | 2/fmck + 66 ns |
| | | | 2.4 V ≤ EVDD0 ≤ 5.5 V | | 2/fmck + 113 ns |

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.



Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1),
n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3, 5, 7)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

Simplified I²C mode connection diagram (during communication at same potential)**Simplified I²C mode serial transfer timing (during communication at same potential)**

Remark 1. $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLR) load capacitance

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1, 3, 5, 7),

h: POM number (h = 0, 1, 3, 5, 7)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10, 11)

**(6) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = 0 V)**

| Parameter | Symbol | Conditions | HS (high-speed main) mode | | Unit |
|-----------------------|-------------------|--|--|------|------|
| | | | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 600 | ns |
| | | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 1000 | ns |
| | | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | 2300 | ns |
| SCKp high-level width | t _{Kh1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1/2} - 150 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1/2} - 340 | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1/2} - 916 | | ns |
| SCKp low-level width | t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1/2} - 24 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1/2} - 36 | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1/2} - 100 | | ns |

Caution Select the TTL input buffer for the S_{IP} pin and the N-ch open drain output (V_{DD} tolerance (for the 48-, 32-, 24-pin products)/EV_{DD} tolerance (for the 64-, 36-pin products)) mode for the S_{OP} pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


(Remarks are listed two pages after the next page.)

4. PACKAGE DRAWINGS

4.1 24-pin products

R5F11B7CANA, R5F11B7EANA, R5F11B7CGNA, R5F11B7EGNA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-1 | 0.04 |



©2012 Renesas Electronics Corporation. All rights reserved.