

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, IrDA, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11b7eana-u0

RL78/G1F 1. OUTLINE

1.3.3 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers 0 to 3 (PIOR0 to PIOR3).
- **Remark 3.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDD pins.

RL78/G1F 1. OUTLINE

1.4 Pin Identification

ANI0 to ANI7: Analog input PGAI: PGA input ANI16 to ANI24: Analog input PGAGND: PGA input

ANO0, ANO1: Analog output RTC1HZ: Real-time clock correction

AVREFM: Analog reference voltage

minus RxD0 to RxD2: Receive data

AVREFP: Analog reference voltage SCK00, SCK01, SCK10: Serial clock input/output

plus SCK11, SCK20, SCK21: Serial clock input/output

clock (1 Hz) output

EVDD0: Power supply for port SCLA0: Serial clock input/output

EVsso: Ground for port SCL00, SCL01, SCL10, SCL11: Serial clock output EXCLK: External clock input SCL20,SCL21: Serial clock output

(main system clock) SDAA0: Serial data input/output EXCLKS: External clock input SDA00, SDA01, SDA10: Serial data input/output

(subsystem clock) SDA11, SDA20, SDA21: Serial data input/output INTP0 to INTP11: External interrupt input SI00, SI01, SI10, SI11: Serial data input

 IrRxD:
 Receive Data for IrDA
 SI20, SI21:
 Serial data input

 IrTxD:
 Transmit Data for IrDA
 S000, S001, S010:
 Serial data output

 IVCMP0:
 Comparator 0 input
 S011, S020, S021:
 Serial data output

IVCMP10 to IVCMP13: Comparator 1 input / SSI00: Serial interface chip select input

reference input TI00 to TI03: Timer input

IVREF0: Comparator 0 reference TO00 to TO03: Timer output input TRJO0: Timer output

KR0 to KR7: Key return TOOL0: Data input/output for tool

P00 to P06: Port 0 TOOLRxD, TOOLTxD: Data input/output for external device

P10 to P17: Port 1 TRDCLK, TRGCLKA: Timer external input clock
P20 to P27: Port 2 TRGCLKB: Timer external Input clock

P30, P31: Port 3 TRDIOA0, TRDIOB0: Timer input/output P40 to P43: Port 4 TRDIOC0, TRDIOD0: Timer input/output P50 to P55: Port 5 TRDIOA1, TRDIOB1: Timer input/output P60 to P63: Port 6 TRDIOC1, TRDIOD1: Timer input/output P70 to P77: Port 7 TRGIOA, TRGIOB, TRJIO0: Timer input/output P120 to P124: Port 12 TxD0 to TxD2: Transmit data

 P130, P137
 Port 13
 VCOUT0, VCOUT1:
 Comparator output

 P140, P141, P146,
 Port 14
 VDD:
 Power supply

P147: Vss: Ground

PCLBUZ0, PCLBUZ1: Programmable clock output/ X1, X2: Crystal oscillator (main system clock)

buzzer output XT1, XT2: Crystal oscillator (subsystem clock)

REGC: Regulator capacitance

RESET: Reset

2.2 Oscillator Characteristics

2.2.1 X1, XT1 characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = V_{DD} \le 5.5 \text{ V}, Vss = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/ crystal resonator	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	1.0		20.0	MHz
		2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	
		1.8 V ≤ V _{DD} < 2.4 V	1.0		8.0	
		1.6 V ≤ V _{DD} < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G1F User's Manual.

2.2.2 On-chip oscillator characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency \mid fiH \mid 2.7 V \leq VDD \leq 5.5 V		V	1		32	MHz	
Notes 1, 2		2.4 V ≤ V _{DD} < 2.7 V 1.8 V ≤ V _{DD} < 2.4 V		1		16	MHz
				1		8	MHz
		1.6 V ≤ V _{DD} < 1.8 V	1		4	MHz	
High-speed on-chip oscillator clock frequency		T _A = -20 to +85°C	1.8 V ≤ VDD ≤ 5.5 V	-1		1	%
accuracy			1.6 V ≤ V _{DD} < 1.8 V	-5		5	%
		Ta = -40 to -20°C	1.8 V ≤ V _{DD} < 5.5 V	-1.5		1.5	%
			1.6 V ≤ VDD < 1.8 V	-5.5		5.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol	Conditi	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1				0.2		μΑ
RTC operating current	IRTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	I _{IT} Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μА
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75		μА
Temperature sensor operating current	ITMPS Note 1				75		μА
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter channel				1.5	mA
PGA operating current		Operation			480	700	μА
Comparator operating cur- rent	ICMP Notes 1, 12	Operation (per comparator chan- nel, constant current for compara-	When the internal reference voltage is not in use		50	100	μΑ
		tor included)	When the internal reference voltage is in use		60	110	μА
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.5	12.2	mA
BGO operating current	I _{BGO} Notes 1, 8				2.5	12.2	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.5	0.6	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.2	1.44	
	CS	CSI/UART operation			0.7	0.84	
		DTC operation			3.1		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 26.3.3 SNOOZE mode in the RL78/G1F User's Manual.



2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (min-	Tcy	Main system	HS (high-speed main)	$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	0.03125		1	μs
imum instruction exe-		clock (fmain)	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
cution time)		operation	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 5.5 V	0.25		1	μs
		Subsystem clo	ock (fsub) operation	1.8 V ≤ VDD ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	0.03125		1	μs
		program-	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		ming mode	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.25		1	μs
External system clock	fEX	2.7 V ≤ V _{DD} ≤	5.5 V		1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} ≤	2.7 V		1.0		16.0	MHz
		1.8 V ≤ V _{DD} <	2.4 V		1.0		8.0	MHz
		1.6 V ≤ V _{DD} <	1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock	texн,	2.7 V ≤ V _{DD} ≤	5.5 V		24			ns
input high-level width,	texL	2.4 V ≤ V _{DD} ≤	2.7 V		30			ns
low-level width		1.8 V ≤ V _{DD} <	2.4 V		60			ns
		1.6 V ≤ V _{DD} <	1.8 V		120			ns
	texhs,				13.7			μs
TI00 to TI03 input high-level width, low- level width	tтін, tтіL				1/fMCK + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		2.7 V ≤ EVDD0 ≤ 5.5 V	100			ns
				1.8 V ≤ EVDD0 < 2.7 V	300			ns
				1.6 V ≤ EVDD0 < 1.8 V	500			ns
Timer RJ input high-	tтлін,	TRJIO		2.7 V ≤ EVDD0 ≤ 5.5 V	40			ns
level width, low-level	ttjil			1.8 V ≤ EVDD0 < 2.7 V	120			ns
width				1.6 V ≤ EV _{DD0} < 1.8 V	200			ns

Note The following conditions are required for low voltage interface when EVDD0 < VDD

 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V: MIN. } 125 \text{ ns}$ $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V: MIN. } 250 \text{ ns}$

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel

number (n = 0 to 3))

- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3, 5, 7)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10, 11))

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed mode	main)	LS (low-speed mode	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/fmcK + 85 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/fmck + 145 Note 2		1/fmck + 145 Note 2		1/fmck + 145 Note 2		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 230 Note 2		1/fмск + 230 Note 2		1/fмск + 230 Note 2		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 290 Note 2		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
		$1.6 \ V \leq EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.6 \ V \leq EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		0	405	0	405	ns

Note 1. The value must also be equal to or less than fmck/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

Parameter	Symbol		Conditions	` •	-speed main) node	,	speed main) node	,	voltage main) mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate folk Note 4		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;$ MAX. 2.6~Mbps

 $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 5, 7)

Remark 3. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with $EVDD0 \ge V_b$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

 m: Unit number, n: Channel number (mn = 00, 01, 02, 10))
- Remark 4. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI17, ANI16 to ANI24, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
		Target pin: ANI0 to ANI7, ANI16 to ANI24	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V _{DD} ≤ 5.5 V	57		95	μs
		10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	2.7 V ≤ V _{DD} ≤ 5.5 V	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±6.5	LSB
Differential linearity error	DLE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
Note 1			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±2.5	LSB
Analog input voltage	Vain	ANI0 to ANI7	<u> </u>	0		VDD	V
		ANI16 to ANI24		0		EVDD0	٧
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)			V _{BGR} Note 4		
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			V _{TMPS25} Note 4		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI7, ANI16 to ANI24

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD0 \leq VDD, Vss = EVss0 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.


Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

2.7 RAM Data Retention Characteristics

$(TA = -40 \text{ to } +85^{\circ}C, Vss = 0V))$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Notes 1, 2		5.5	V

- **Note 1.** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.
- Note 2. Enter STOP mode before the supply voltage falls below the recommended operating voltage.



2.8 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditio	MIN.	TYP.	MAX.	Unit	
System clock frequency	fclk	1.8 V ≤ VDD ≤ 5.5 V	1		32	MHz	
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	TA = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 year	TA = 25°C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	Ta = 85°C	100,000			
		Retained for 20 years	Ta = 85°C	10,000			

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

(4/5)

Items	Items Symbol Conditions					MAX.	Unit
Output voltage, high	1 ' '	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7			V
		P70 to P77, P120, P130, P140, P141, P146, P147	2.7 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -2.0 mA	EVDD0 - 0.6			V
			2.4 V ≤ EV _{DD0} < 5.5 V, IOH1 = -1.5 mA	EVDD0 - 0.5			V
	VOH2	P20 to P27	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ $IOH2 = -100 \mu\text{A}$	VDD - 0.5			V
Output voltage, low	P3 ⁻	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P130, P140, P141, P146, P147	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 8.5 mA			0.7	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IoL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IoL1} = 1.5 \text{ mA}$			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IoL1} = 0.6 \text{ mA}$			0.4	V
	VOL2	P20 to P27	$2.4~V \leq V_{DD} \leq 5.5~V,$ $I_{OL2} = 400~\mu A$			0.4	V
	Vol3 P60 to F	P60 to P63	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V
			4.0 V ≤ EVDD0 ≤ 5.5 V, lol3 = 5.0 mA			0.4	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, lol3 = 3.0 mA			0.4	V
			2.4 V ≤ EVDD0 ≤ 5.5 V, loL3 = 2.0 mA			0.4	V

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43, P50 to P55, P71, P74 do not output high level in N-ch opendrain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	current in	ing mode mode Note 5 fiн	HS (high-speed main)	fносо = 64 MHz, fін = 32 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		2.4		mA
			mode Note 5		operation	V _{DD} = 3.0 V		2.4		
Note 1			fHOCO = 32 MHz, Basic	V _{DD} = 5.0 V		2.1				
			HS (high-speed main)	fiH = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.1		
				fHOCO = 64 MHz, fiH = 32 MHz Note 3	Normal operation	V _{DD} = 5.0 V		5.2	9.3	mA
						V _{DD} = 3.0 V		5.2	9.3	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		4.8	8.7	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		4.8	8.7	
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.1	7.3	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.1	7.3	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		3.8	6.7	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		3.8	6.7	1
				fhoco = 16 MHz, N	Normal	V _{DD} = 5.0 V		2.8	4.9	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		2.8	4.9	
			HS (high-speed main) mode Note 5	, , ,	Normal operation	Square wave input		3.3	5.7	mA
						Resonator connection		3.5	5.8	1
				f_{MX} = 20 MHz Note 2, Normal operation	Square wave input		3.3	5.7		
					operation	Resonator connection		3.5	5.8	
				$ f_{MX} = 10 \text{ MHz Note 2}, \\ V_{DD} = 5.0 \text{ V} $ Normal operation	Square wave input		2.0	3.4		
					operation	Resonator connection		2.1	3.5	
				, , , , , , , , , , , , , , , , , , , ,	Normal operation	Square wave input		2.0	3.4	
						Resonator connection		2.1	3.5	
		Subsystem clock operation		fsub = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.7	6.1	μΑ
			operation			Resonator connection		4.7	6.1	
				.005 02.700 14.12	Normal operation	Square wave input		4.7	6.1	
						Resonator connection		4.7	6.1	
				fsuB = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		4.8	6.7	
						Resonator connection		4.8	6.7	
			fsuB = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		4.8	7.5		
					Resonator connection		4.8	7.5		
			fsub = 32.768 kHz Note 4		Square wave input		5.4	8.9		
				T _A = +85°C	operation	Resonator connection		5.4	8.9	
				fsuB = 32.768 kHz Note 4	Normal Square	Square wave input		7.2	21.0	
			T _A = +105°C opera	operation	Resonator connection		7.3	21.1		

(Notes and Remarks are listed on the next page.)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
	IDD2 Note 2		HS (high-speed main) mode Note 7	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.80	4.36	mA
				fiH = 32 MHz Note 4	V _{DD} = 3.0 V		0.80	0.80 4.36	
				l	V _{DD} = 5.0 V		0.54	3.67	
					V _{DD} = 3.0 V		0.54	3.67	•
				fhoco = 48 MHz, fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.62	3.42	
					V _{DD} = 3.0 V		0.62	3.42	
				fHOCO = 24 MHz, fIH = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	2.85	
					V _{DD} = 3.0 V		0.44	2.85	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.40	2.08	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.40	2.08	•
			HS (high-speed main)	f _{MX} = 20 MHz Note 3,	Square wave input		0.28	2.45	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.49	2.57	
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input		0.28	2.45	•
					Resonator connection		0.49	2.57	•
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input		0.19	1.28	•
					Resonator connection		0.30	1.36	
			f _{MX} = 10 MHz Note 3,	Square wave input		0.19	1.28	•	
				V _{DD} = 3.0 V	Square wave input Resonator connection		0.30	1.36	•
			Subsystem clock operation	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
				TA = -40°C	Resonator connection		0.44	0.76	†
				fsuB = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.30	0.57	•
					Resonator connection		0.49	0.76	•
				fsub = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.36	1.17	•
					Resonator connection		0.59	1.36	•
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	•
			T 17000	Resonator connection		0.72	2.16		
			fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37	•	
				TA = +85°C	Resonator connection		1.16	3.56	
				fsuB = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				T _A = +105°C	Resonator connection		3.40	17.50	
	I _{DD3}		T _A = -40°C				0.18	0.51	μА
Note 6	Note 6		T _A = +25°C			İ	0.24	0.51	-
			T _A = +50°C			İ	0.29	1.10	- - -
			T _A = +70°C				0.41	1.90	
			TA = +85°C				0.90	3.30	
			T _A = +105°C				3.10	17.00	•

(Notes and Remarks are listed on the next page.)

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = 0 \text{ V})$


Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.2		μΑ
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μА
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum Normal mode, speed AVREFP = VDD = 5.0 V			1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75		μΑ
Temperature sensor operating current	ITMPS Note 1				75		μΑ
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter channel				1.5	mA
PGA operating current		Operation			480	700	μΑ
Comparator operating cur- rent	ICMP Notes 1, 12	Operation (per comparator chan- nel, constant current for compara-	When the internal reference voltage is not in use		50	100	μА
		tor included)	When the internal reference voltage is in use		60	110	μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.2	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.2	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation		3.10			

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).


 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 26.3.3 SNOOZE mode in the RL78/G1F User's Manual.



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



 $\textbf{Remark 1.} \ \ R_b[\Omega]: \ Communication \ line \ (SDAr) \ pull-up \ resistance, \ C_b[F]: \ Communication \ line \ (SDAr, SCLr) \ load \ capacitance$


Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1, 3, 5, 7), h: POM number (h = 0, 1, 3, 5, 7)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), mn = 00 to 03, 10, 11)

CSI mode connection diagram (during communication at different potential



- Remark 1. $Rb[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)
- Remark 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI7, ANI16 to ANI24

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, 2.4 V \leq EVDD0 \leq VDD, VSS = EVSS0 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		bit	
Conversion time	tconv	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.