



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, IrDA, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 13x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11bbcafp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

○ ROM, RAM capacities

Flash ROM	Data flash	Data flash	Data flash	Data flach	Data flach	Data flash	Data flash	Data flash	Data flash	RAM			RL78/G1F		
			24 pins	32 pins	36 pins	48 pins	64 pins								
64 KB	4 KB	5.5 KB Note	R5F11B7E	R5F11BBE	R5F11BCE	R5F11BGE	R5F11BLE								
32 KB	4 KB	5.5 KB Note	R5F11B7C	R5F11BBC	R5F11BCC	R5F11BGC	R5F11BLC								

NoteThis is about 4.5 KB when performing self-programming and rewriting the data flash memory (For details, see CHAPTER
3 CPU ARCHITECTURE in the RL78/G1F User's Manual).



1.2 Ordering Information




Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G1F



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	loL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77,P120, P130, P140, P141, P146, P147 Per pin for P60 to P63				20.0 Note 2 15.0 Note 2	mA mA
		Total of P00 to P04, P40 to P43,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P120, P130, P140, P141 (When duty ≤ 70% ^{Note 3}) Total of P05, P06, P10 to P17,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
			$4.0~V \leq EV \text{DD0} \leq 5.5~V$			80.0	mA
		P30, P31, P50 to P55, P60 to	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P63, P70 to P77, P146, P147	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		(When duty \leq 70% ^{Note 3})	$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			10.0	mA
	IOL2	Total of all pins (When duty \leq 70% ^{Note 3})				150.0	mA
		Per pin for P20 to P27				0.4 Note 2	mA
		Total of all pins (When duty \leq 70% ^{Note 3})	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso and Vss pins.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I_{OL} = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$


However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- **Remark 4.** Temperature condition of the TYP. value is $TA = 25^{\circ}C$






TCY vs VDD (LS (low-speed main) mode)

During self-programming
 When high-speed system clock is selected

When the high-speed on-chip oscillator clock is selected

TCY vs VDD (LV (low-voltage main) mode)





Note 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
Baud rate error (theoretical value) =
$$\frac{\frac{1}{|Transfer rate \times 2|} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{|Transfer rate}) \times 100 [\%]} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- Note 7.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	ymbol Conditions		HS (high-s main) mo		LS (low-speed mode		LV (low-vo main) mo	0	Unit			
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
SCKp cycle time	tkcy1	tксү1 ≥ 4/fclк	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	300		1150		1150		ns			
			$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	500		1150		1150		ns			
				1150		1150		1150		ns			
SCKp high-level width	tkH1		$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 30 \ pF, \ R_b \end{array}$.0 V,	tксү1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns		
					$\label{eq:2.7} \begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
					$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_b \leq 2 \\ C_b = 30 \ pF, \ R_b \end{array}$.0 V Note,	tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	l tĸL1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 30 \ pF, \ R_b \end{array}$.0 V,	tксү1/2 - 12		tксү1/2 - 50		tkcy1/2 - 50		ns			
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} = 30 \ pF, \ Re \end{array}$.7 V,	tксү1/2 - 18		tксү1/2 - 50		tkcy1/2 - 50		ns			
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_{b} \leq 2 \\ C_{b} \texttt{=} 30 \ pF, \ Rt \end{array}$.0 V Note,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns		

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(1/3)

Note Use it with $EVDD0 \ge Vb$.


(Remarks are listed two pages after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with $EVDD0 \ge Vb$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VoD tolerance (for the 48-, 32-, 24-pin products)/EVoD tolerance (for the 64-, 36-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For ViH and ViL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10))
- Remark 4. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
 Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



RL78/G1F

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVsso = 0 V, HS (high-speed main) mode)

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVsso \leq VDD \leq 5.5 V, Vss = EVsso = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M Ω	$1.8~V \le V \text{DD} \le 5.5~V$			±2.5	LSB
		Rload = 8 M Ω	$1.8~V \le V \text{DD} \le 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
			$1.6~V \leq V_{DD} < 2.7~V$			6	μs



(1/2)

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0		-0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V _{DD} +0.3 ^{Note 1}	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147	and -0.3 to V _{DD} +0.3 Note 2	
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	P20 to P27, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P60 to P63, P70 to P77, P120, P130, P140, P141, P146, P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	V02	P20 to P27	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI24	-0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI7	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage



3.3 DC Characteristics

3.3.1 Pin characteristics

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P55, P70 to P77, P120, P130, P140, P141, P146, P147				-3.0 Note 2	mA
		Total of P00 to P04, P40 to P43,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-30.0	mA
	P120, P130, P140, P141 (When duty ≤ 70% ^{Note 3})		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-10.0	mA
		Total of P05, P06, P10 to P17, 4 P30, P31, P50 to P53, 2	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			-5.0	mA
			$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			-30.0	mA
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-19.0	mA
		P70 to P77, P146, P147 (When duty ≤ 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})				-60.0	mA
	Іон2	IOH2 Per pin for P20 to P27				-0.1 Note 2	mA
		Total of all pins (When duty \leq 70% ^{Note 3})	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IOH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43, P50 to P55, P71, P74 do not output high level in N-ch opendrain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- **Remark 4.** Temperature condition of the TYP. value is $TA = 25^{\circ}C$



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 \le 5.5 \text{ V}, \text{ Vss} = EVss0 = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit				
			MIN.	MAX.					
Transfer rate		$2.4~V \leq EV_{DD0} \leq 5.5~V$		fмск/12 Note 2	bps				
Note 1		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 3$		2.6	Mbps				
Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.									

 However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

 Note 2.
 The following conditions are required for low voltage interface when EVDD0 < VDD.</td>

 2.4 V ≤ EVDD0 < 2.7 V: MAX.1.3 Mbps</td>

 Note 3.
 The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V) 16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



(4) During communication at same potential (simplified I²C mode)

Parameter	Symbol	Conditions	HS (high-speed	main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$\label{eq:constraint} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} = 50 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 2.7 \Omega \end{array}$		400 Note 1	kHz
		$\label{eq:loss} \begin{array}{l} 2.4 \ V \leq E V_{DD0} \leq 5.5 \ V, \\ C_b = 100 \ pF, \ R_b = 3 \ k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\label{eq:loss} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \Omega \end{array}$	1200		ns
		$\label{eq:loss} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	tнigн	$\label{eq:states} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	1200		ns
		$\label{eq:loss_loss} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	4600		ns
Data setup time (reception)	tsu: dat	$\label{eq:loss} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \Omega \end{array}$	1/f _{MCK} + 220 Note 2		ns
		$\label{eq:loss_loss} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	1/f _{MCK} + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$\label{eq:linear} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	0	770	ns
		$\begin{array}{l} \text{2.4 V} \leq EV_{\text{DD0}} \leq \text{5.5 V},\\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$	0	1420	ns

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

Note 1. The value must also be equal to or less than fMCK/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

($T_{A} = -40 \text{ to } +105^{\circ}\text{C}$	1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVsso = 0 V	Λ
	$IA = +0.0 + 100 0_{1}$	1.0 V = EVDD0 = VDD = 0.0 V, V00 = EV000 = 0 V	''

(2/3)

Parameter	Symbol	Conditions	HS (high-spec	ed main) mode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note}	tsıkı		162		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	354		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	958		ns
SIp hold time (from SCKp↑) Note	tksi1		38		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output ^{Note}	tkso1			200	ns
		$\begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		390	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C.	$1.8 V \leq EVDD0 \leq VDD \leq 5.5 V$, VSS = EVSS0 = 0 V)
(17 - 40.0 + 100 0)	$10^{-1} = 100^{-1} = 100^{-1} = 000^{-1}$

(3/3)

Parameter	Symbol	Conditions	HS (high-spee	ed main) mode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note}	tsıĸ1		88		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	88		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	220		ns
SIp hold time (from SCKp↓) ^{Note}	tksı1		38		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↑ to SOp output ^{Note}	tkso1			50	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		50	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


(Remarks are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 48, 32, 24-pin products)/EVDD tolerance (for the 64, 36-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10))
- Remark 4. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential. Also, communication at different potential cannot be performed during clock synchronous serial communication with the

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	eed main) mode	Unit	
			MIN.	MAX.		
SCLr clock frequency	fscL			400 Note 1	kHz	
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1	kHz	
		$\begin{array}{l} \label{eq:2.1} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; p\text{F}, \; R_b = 2.8 \; k\Omega \end{array}$		100 Note 1	kHz	
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 Note 1	kHz	
		$\label{eq:Vb} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		100 Note 1	kHz	
Hold time when SCLr = "L"	tLow		1200		ns	
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1200		ns	
			4600		ns	
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; p\text{F}, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns	
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_{b} \leq 2.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	4650		ns	
Hold time when SCLr = "H"	tнigн	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns	
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	500		ns	
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	2700		ns	
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 100 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	2400		ns	
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns	



(2) Interrupt & Reset Mode (TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Voltage detection	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1, 1	POC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage				
threshold	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
		Falling interrupt voltage		2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	_VIS1, LVIS0 = 0, 1 Rising release reset voltage		3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	/IS1, LVIS0 = 0, 0 Rising release reset voltage		4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.8 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.


3.7 RAM Data Retention Characteristics

(TA = -40 to +105°C, Vss = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Notes 1, 2		5.5	V

Note 1. The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.

Note 2. Enter STOP mode before the supply voltage falls below the recommended operating voltage.



3.8 Flash Memory Programming Characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1		32	MHz



4.5 64-pin products

R5F11BLCAFB, R5F11BLEAFB, R5F11BLCGFB, R5F11BLEGFB

