



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I²C, IrDA, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11bgcafb-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.2 Ordering Information





Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G1F



# 1.5 Block Diagram



**Remark** Block diagram of 64-pin products is shown as an example. For difference of the block diagram other than 64-pin products, refer to **1.6 Outline of Functions**.


RENESAS

Parameter	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I <sub>FIL</sub> Note 1			0.2		μA	
RTC operating current	IRTC Notes 1, 2, 3			0.02		μA	
12-bit interval timer operat- ing current	IIT Notes 1, 2, 4			0.02		μA	
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	I <sub>ADC</sub> Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75		μA
Temperature sensor operat- ing current	ITMPS Note 1				75		μA
D/A converter operating cur- rent	IDAC Notes 1, 11	Per D/A converter channel			1.5	mA	
PGA operating current		Operation			480	700	μA
Comparator operating cur- rent	ICMP Notes 1, 12	Operation (per comparator chan- nel, constant current for compara-	When the internal reference voltage is not in use		50	100	μA
		tor included)	When the internal reference voltage is in use		60	110	μA
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self-programming operat- ing current	IFSP Notes 1, 9				2.5	12.2	mA
BGO operating current	IBGO Notes 1, 8				2.5	12.2	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.5	0.6	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.2	1.44	
		CSI/UART operation			0.7	0.84	1
		DTC operation			3.1		ĺ

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- **Note 9.** Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 26.3.3 SNOOZE mode in the RL78/G1F User's Manual.




TCY vs VDD (LS (low-speed main) mode)

During self-programming
 When high-speed system clock is selected

When the high-speed on-chip oscillator clock is selected


TCY vs VDD (LV (low-voltage main) mode)





# 2.5 Peripheral Functions Characteristics

AC Timing Test Points



## 2.5.1 Serial array unit

# (1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$2.4~V \le EV_{DD0} \le 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 3		5.3		1.3		0.6	Mbps
		$1.7 \text{ V} \leq \text{EV} \text{DD0} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 3		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

 $\label{eq:Note 2.} \mbox{ The following conditions are required for low voltage interface when EVDD0 < VDD. }$ 

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$ : MAX. 2.6 Mbps

1.8 V ≤ EVDD0 < 2.4 V: MAX. 1.3 Mbps

 $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ : MAX. 0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode:	32 MHz (2.7 V $\leq$ VDD $\leq$ 5.5 V)
	16 MHz (2.4 V $\leq$ VDD $\leq$ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V $\leq$ VDD $\leq$ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V $\leq$ VDD $\leq$ 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = 0 V)									
Parameter	Symbol	Conditions	HS (high-speed main)	LS (low-speed main)					
			mode	mode					

(2/2)

Parameter	Symbol		Conditions		-speed main) mode	`	speed main) node	`	voltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate	sfer $\begin{array}{c} \mbox{transmission} & 4.0 \ \mbox{V} \leq EV_{\text{DD0}} \leq 5.5 \ \mbox{V}, \\ 2.7 \ \mbox{V} \leq V_b \leq 4.0 \ \mbox{V} \end{array}$				Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 kΩ, $V_b$ = 2.7 V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 kΩ, $V_b$ = 2.3 V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 kΩ, $V_b$ = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 4.0 V  $\leq$  EVDD0  $\leq$  5.5 V and 2.7 V  $\leq$  Vb  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
[bps]
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

This value as an example is calculated when the conditions described in the "Conditions" column are met. Note 2. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer Note 3. rate.

$$\label{eq:maximum transfer rate = 1} \begin{array}{c} 1 \\ \hline \\ \hline \\ \{ -C_b \times R_b \times ln \; (1 - \frac{2.0}{V_b} \; ) \} \times 3 \end{array} \end{tabular}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.
  - Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with  $EVDD0 \ge Vb$ .

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 4/fclк		300		1150		1150		ns
			$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	500		1150		1150		ns
				1150		1150		1150		ns
SCKp high-level width	tкн1			tксү1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} = 30 \ pF, \ R_{b} \end{array}$	.7 V,	tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_b \leq 2 \\ C_b = 30 \ pF, \ R_b \end{array}$	.0 V Note,	tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	l tκ∟1			tксү1/2 - 12		tксү1/2 - 50		tkcy1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \\ \hline 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ Note, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		tксү1/2 - 18		tксү1/2 - 50		tkcy1/2 - 50		ns
				tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = 0 V)

(1/3)


**Note** Use it with  $EVDD0 \ge Vb$ .

(Remarks are listed two pages after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### CSI mode connection diagram (during communication at different potential)




**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)


Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))


Remark 4. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.





## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- **Remark 1.** p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)
- Remark 2. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

### (3) I<sup>2</sup>C fast mode plus


#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = 0 V)

Parameter	Symbol	Co	Conditions I		h-speed mode	•	v-speed mode		-voltage mode	Unit		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
SCLA0 clock frequency	fsc∟	Fast mode plus: fc∟k ≥ 10 MHz			1000	—		-		kHz		
Setup time of restart condi- tion	tsu: sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			-		—		μs		
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			—		—		μs		
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	.5 V	0.5		—		—		μs		
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	.5 V	0.26		—		_		μs		
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	.5 V	50		—		-	-	ns		
Data hold time (transmission) Note 2	thd: dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.45	-	_	-	_	μs		
Setup time of stop condition	tsu: sto	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.26		-	_	-	_	μs
Bus-free time	<b>t</b> BUF	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.5		—		_		μs		

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEDAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

RemarkThe maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at<br/>that time in each mode are as follows.<br/>Fast mode plus: Cb = 120 pF, Rb = 1.1 k $\Omega$ 



#### **IICA serial transfer timing**

Remark n = 0, 1



Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

(1/2)

# 3.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0		-0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	P20 to P27, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P60 to P63, P70 to P77, P120, P130, P140, P141, P146, P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	V02	P20 to P27	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI24	-0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI7	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

**Note 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage



# 3.2 Oscillator Characteristics

## 3.2.1 X1, XT1 characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = VDD $\leq$ 5.5 V, Vss = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

## 3.2.2 On-chip oscillator characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = VDD $\leq$ 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency	fін	$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	1		32	MHz
Notes 1, 2		$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	1		16	MHz
High-speed on-chip oscillator clock frequency		T <sub>A</sub> = +85 to +105°C	-2		2	%
accuracy		T <sub>A</sub> = -20 to +85°C	-1		1	%
		T <sub>A</sub> = -40 to -20°C	-1.5		1.5	%
Low-speed on-chip oscillator clock frequency	fı∟			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

**Note 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G1F User's Manual.

Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	/oH1 P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55,	$\begin{array}{l} \text{4.0 V} \leq \text{EV} \text{DD0} \leq 5.5 \text{ V}, \\ \text{IOH1} = -3.0 \text{ mA} \end{array}$	EVDD0 - 0.7			V
		P70 to P77, P120, P130, P140, P141, P146, P147	2.7 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -2.0 mA	EVDD0 - 0.6			V
			2.4 V ≤ EVDD0 < 5.5 V, Іон1 = -1.5 mA	EVDD0 - 0.5			V
	Voh2	P20 to P27	2.4 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	Vdd - 0.5			V
Output voltage, low	VOL1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{IOL1} = 8.5 \text{ mA}$			0.7	V
	P70 to P77, P120, P130, P <sup>.</sup> P141, P146, P147	P70 to P77, P120, P130, P140, P141, P146, P147	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{IOL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 0.6 mA			0.4	V
	Vol2	P20 to P27	$\begin{array}{l} 2.4 \ V \leq V \mbox{dd} D \leq 5.5 \ V, \\ I \mbox{dd} L \mbox{dd} = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{IOL3} = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 5.0 mA			0.4	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ IOL3 = 3.0 mA			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 2.0 mA			0.4	V

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43, P50 to P55, P71, P74 do not output high level in N-ch opendrain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




		,	$7$ DD0 $\leq$ VDD $\leq$ <b>3.3</b> V,				1		(2/2)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	4.36	mA
Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	4.36	
				fносо = 32 MHz,	VDD = 5.0 V		0.54	3.67	
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.54	3.67	
				fносо = 48 MHz,	VDD = 5.0 V		0.62	3.42	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.62	3.42	
				fносо = 24 MHz,	VDD = 5.0 V		0.44	2.85	-
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.44	2.85	
				fносо = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.40	2.08	
				fiH = 16 MHz Note 4	VDD = 3.0 V		0.40	2.08	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	2.45	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.49	2.57	1
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	2.45	
				VDD = 3.0 V	Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.28	
			VDD = 5.0 V	Resonator connection		0.30	1.36		
			fmx = 10 MHz Note 3,	Square wave input		0.19	1.28		
				VDD = 3.0 V	Resonator connection		0.30	1.36	1
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μA
			operation	TA = -40°C	Resonator connection		0.44	0.76	-
				fsub = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				TA = +25°C	Resonator connection		0.49	0.76	
				fsub = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				TA = +50°C	Resonator connection		0.59	1.36	
				fsue = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70°C	Resonator connection		0.72	2.16	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
				fsub = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				TA = +105°C	Resonator connection		3.40	17.50	
	IDD3	STOP mode	T <sub>A</sub> = -40°C				0.18	0.51	μA
	Note 6	Note 8	TA = +25°C				0.24	0.51	1
			TA = +50°C				0.29	1.10	
			T <sub>A</sub> = +70°C				0.41	1.90	1
			T <sub>A</sub> = +85°C				0.90	3.30	1
			T <sub>A</sub> = +105°C				3.10	17.00	

### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = 0 V)


(2/2)

(Notes and Remarks are listed on the next page.)


AC Timing Test Points




External System Clock Timing



TI/TO Timing






R01DS0246EJ0110 Rev. 1.10 Aug 12, 2016


TRDIOD0, TRDIOD1, TRGIOA, TRGIOB



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remark 1.**  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance **Remark 2.** r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1, 3, 5, 7),
- h: POM number (h = 0, 1, 3, 5, 7)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10, 11)



## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(	$A = -40$ to $+105^{\circ}C$ , 2.4 V $\leq EVDD0 \leq VDD \leq 5.5$ V, VSS = EVSS0 = 0 V)	
. 1	$A = -40 (0 + 103 0, 2.4 v \le 2 v D D 0 \le v D D \le 3.3 v, v 33 = 2 v 330 = 0 v)$	

(2/2)

Parameter	Symbol		Conditions	HS (high-s	Unit		
				MIN.	MAX.		
Transfer rate		transmission	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1	bps	
		Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 kΩ, $V_b$ = 2.7 V		2.6 Note 2	Mbps		
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		Note 3	bps	
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 kΩ, $V_b$ = 2.3 V		1.2 Note 4	Mbps	
			$\label{eq:V} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Note 5	bps	
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 k $\Omega$ , $V_b$ = 1.6 V		0.43 Note 6	Mbps	

Note 1. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when  $4.0 \text{ V} \le \text{EV}\text{DD0} \le 5.5 \text{ V}$  and  $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$ 

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

**Note 3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

$$\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 100 \,[\%]$$

$$(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Maximum transfer

Ва

RENESAS

# 3.5.2 Serial interface IICA

(	$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 \le VDD \le 5.5 \text{ V}, \text{ VSS} = EVSS0 = 0 \text{ V})$	١
	17 = 40 10 1100 0, 214 1 = 21000 = 100 = 010 1, 100 = 21000 = 0 1	,

Parameter	Symbol	Conditions	HS (high-speed main) mode			mode	Unit
			Standa	rd mode	Fast mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode: fcLK ≥ 3.5 MHz	-	-	0	400	kHz
		Standard mode: fcLK ≥ 1 MHz	0	100	—	—	kHz
Setup time of restart condition	tsu: sta		4.7		0.6		μs
Hold time Note 1	thd: sta		4.0		0.6		μs
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu: sto		4.0		0.6		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of the DET is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $Standard mode: \qquad C_b = 400 \ pF, \ R_b = 2.7 \ k\Omega \\ Fast mode: \qquad C_b = 320 \ pF, \ R_b = 1.1 \ k\Omega \\$ 

#### **IICA** serial transfer timing



Remark n = 0, 1



# 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVsso = 0 V, HS (high-speed main) mode)

# 3.6.3 D/A converter characteristics

### (TA = -40 to +105°C, 2.4 V $\leq$ EVsso $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = $\,$ 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 M $\Omega$	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
			$2.4~V \leq V_{DD} < 2.7~V$			6	μs



## 3.6.6 POR circuit characteristics

(TA = -40 to	+105°C.	Vss = 0 V
117 - 40 10	1100 0,	100 - 0 1)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	VPOR Voltage threshold on VDD rising		1.51	1.55	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.54	V
Minimum pulse width Note 2	TPW		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in **3.4 AC Characteristics**.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).

