

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, IrDA, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11bgeafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G1F 1. OUTLINE


Pin count	Package	Fields of Application ^{Note}	Ordering Part Number
24 pins	24-pin plastic HWQFN	А	R5F11B7CANA#U0, R5F11B7EANA#U0, R5F11B7CANA#W0, R5F11B7EANA#W0
	(4 × 4, 0.5 mm pitch)	G	R5F11B7CGNA#U0, R5F11B7EGNA#U0, R5F11B7CGNA#W0, R5F11B7EGNA#W0
32 pins	32-pin plastic LQFP	А	R5F11BBCAFP#30, R5F11BBEAFP#30, R5F11BBCAFP#50, R5F11BBEAFP#50
	(7 × 7, 0.8 mm pitch)	G	R5F11BBCGFP#30, R5F11BBEGFP#30, R5F11BBCGFP#50, R5F11BBEGFP#50
36 pins	36-pin plastic WFLGA	А	R5F11BCCALA#U0, R5F11BCEALA#U0, R5F11BCCALA#W0, R5F11BCEALA#W0
	(4 × 4 mm, 0.5 mm pitch)	G	R5F11BCCGLA#U0, R5F11BCEGLA#U0, R5F11BCCGLA#W0, R5F11BCEGLA#W0
48 pins	48-pin plastic LFQFP	А	R5F11BGCAFB#30, R5F11BGEAFB#30, R5F11BGCAFB#50, R5F11BGEAFB#50
	(7 × 7 mm, 0.5 mm pitch)	G	R5F11BGCGFB#30, R5F11BGEGFB#30, R5F11BGCGFB#50, R5F11BGEGFB#50
64 pins	64-pin plastic LFQFP	А	R5F11BLCAFB#30, R5F11BLEAFB#30, R5F11BLCAFB#50, R5F11BLEAFB#50
	(10 × 10 mm, 0.5 mm pitch)	G	R5F11BLCGFB#30, R5F11BLEGFB#30, R5F11BLCGFB#50, R5F11BLEGFB#50

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G1F.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EVDD0 \le 5.5 \text{ V}, \text{Vss} = EVss0 = 0 \text{ V})$

Parameter	Symbol		Conditions		n-speed main) Mode	`	-speed main) Mode	`	roltage main) Node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		2.4	4 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.8	8 V ≤ EVDD0 ≤ 5.5 V		fmck/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.	7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fmck/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.0	6 V ≤ EVDD0 ≤ 5.5 V		_		fMCK/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V: MAX. } 2.6 \text{ Mbps}$

 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

 $1.6~V \le EV_{DD0} < 1.8~V$: MAX. 0.6~Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 3, 5, 7)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00 to 03, 10, 11))

Parameter	Symbol		Conditions	HS (high-speed mode	d main)	LS (low-speed mode	main)	LV (low-voltage mode	e main)	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	2.7 V ≤ EVDD0 ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	_		400		400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	_		1/fмск + 400		1/fмск + 400		ns
SSI00 hold time	tkssi	DAPmn = 0	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	_		1/fмск + 400		1/fмск + 400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	_		400		400		ns


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(2/2)

Parameter	Symbol		Conditions	, ,	-speed main) node	,	speed main) node	,	roltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		transmission	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 1.4$ k Ω , $V_b = 2.7$ V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 2.7$ k Ω , $V_b = 2.3$ V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V}$ and $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$

$$\begin{array}{l} \text{Maximum transfer rate} = \frac{1}{ \left\{ -C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b} \right) \right\} \times 3} \\ \\ \text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \left\{ -C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b} \right) \right\}}{\left(\frac{1}{\text{Transfer rate}} \right) \times \text{Number of transferred bits}} \\ \end{array}$$

- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

$$\begin{array}{c} 1 \\ \hline \\ \{-C_b \times R_b \times \ln{(1-\frac{2.0}{V_b}\)}\} \times 3 \end{array} \\ \hline \\ Baud \ rate \ error \ (theoretical \ value) = \\ \hline \\ \left(\begin{array}{c} \frac{1}{Transfer \ rate} \times 2 \end{array} - \left\{ -C_b \times R_b \times \ln{(1-\frac{2.0}{V_b}\)} \right\} \\ \hline \\ \left(\begin{array}{c} \frac{1}{Transfer \ rate} \end{array} \right) \times \text{Number of transferred bits} \end{array}$$

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with $EV_{DD0} \ge V_b$.



^{*} This value is the theoretical value of the relative difference between the transmission and reception sides.

^{*} This value is the theoretical value of the relative difference between the transmission and reception sides.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(3/3)

Parameter	Symbol	Conditions	, ,	peed main) ode		peed main) ode	,	Itage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıĸ1	$ \begin{aligned} 4.0 \ & V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ & V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	44		110		110		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	44		110		110		ns
		$\begin{array}{l} 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 5.5 \; \text{k}\Omega \end{array}$	110		110		110		ns
SIp hold time (from SCKp↓) Note 1	tksi1	$ \begin{aligned} 4.0 & \ V \le EV_{DD0} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	19		19		19		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF, Rb} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$\begin{array}{l} 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k}\Omega \end{array}$	19		19		19		ns
Delay time from SCKp↑ to SOp output Note 1	tkso1	$ \begin{aligned} 4.0 & \ V \le EV_{DD0} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $		25		25		25	ns
		$ \begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} & = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $		25		25		25	ns
		$\begin{split} &1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ &1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ &\text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k}\Omega \end{split}$		25		25		25	ns

Note 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. Use it with $EVDD0 \ge V_b$.


(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)


Parameter	Symbol	Cor	nditions	, ,	h-speed mode	,	/-speed mode	,	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$	24 MHz < fmck	14/fмск		_		_		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fмcк ≤ 24 MHz	12/fмск		_		_		ns
			8 MHz < fмcк ≤ 20 MHz	10/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$	24 MHz < fmck	20/fмск		_		_		ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		1.8 V ≤ EVDD0 < 3.3 V,	24 MHz < fmck	48/fмск		_		_		ns
		1.6 V ≤ V _b ≤ 2.0 V Note 2	20 MHz < fмcк ≤ 24 MHz	36/fмск		_		_		ns
		Note 2	16 MHz < fмcк ≤ 20 MHz	32/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	26/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		_		ns
			fмck ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tĸH2, tĸL2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	2.7 V ≤ V _b ≤ 4.0 V	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2	$2.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 18		tkcy2/2 - 50		tксү2/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V,	$1.6~V \le V_b \le 2.0~V~\text{Note 2}$	tkcy2/2 - 50		tkcy2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	$2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		2.7 V ≤ EVDD0 ≤ 4.0 V, 2	$2.3~V \leq V_b \leq 2.7~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ EVDD0 ≤ 3.3 V,	$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V Note 2}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tkso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, \Omega$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output Note 5		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \Omega$ C _b = 30 pF, R _b = 2.7 k Ω			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		1.8 V ≤ EVDD0 < 3.3 V, C _b = 30 pF, Rv = 5.5 kΩ	$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}^{\text{Note 2}},$		2/fмск + 573		2/fмcк + 573		2/fмск + 573	ns

(Notes, Cautions, and Remarks are listed on the next page.)

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)

Remark 2. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed r	main)	LS (low-speed m	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} &\text{Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, &R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV} \text{DDO} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \; \text{V}, \\ &\text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 2.8 \; \text{k} \Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \stackrel{\text{Note 2}}{\sim}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$	0	405	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Caution Select the TTL input buffer and the N-ch open drain output (Vod tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 48-, 32-, 24-pin products)/EVDD tolerance (for the 64-, 36-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics

with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	peed main) ode	, ,	peed main) ode	,	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	250		250		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
Note 2		1.8 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 $k\Omega$

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI7, ANI16 to ANI24

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD0 \leq VDD, Vss = EVss0 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

2.6.3 D/A converter characteristics

(Ta = -40 to +85°C, 1.6 V \leq EVsso \leq VDD \leq 5.5 V, Vss = EVsso = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			3	μs
			1.6 V ≤ V _{DD} < 2.7 V			6	μs

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

(1/2)

=			_	
Unit	Ratings	Conditions	Symbols	Parameter
V	-0.5 to +6.5		VDD	Supply voltage
V	-0.5 to +6.5		EV _{DD0}	
V	-0.3 to +2.8	REGC	VIREGC	REGC pin input voltage
	and -0.3 to V _{DD} +0.3 ^{Note 1}			
V	-0.3 to EVDD0 +0.3	P00 to P06, P10 to P17, P30, P31,	VI1	Input voltage
	and -0.3 to V _{DD} +0.3 Note 2	P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147		
V	-0.3 to +6.5	P60 to P63 (N-ch open-drain)	V _{I2}	
v	-0.5 10 +0.5	Poo to Pos (N-cri open-drain)	VIZ	
V	-0.3 to V _{DD} +0.3 Note 2	P20 to P27, P121 to P124, P137,	VI3	
		EXCLK, EXCLKS, RESET		
V	-0.3 to EVDD0 +0.3	P00 to P06, P10 to P17, P30, P31,	Vo1	Output voltage
	and -0.3 to V _{DD} +0.3 Note 2	P40 to P43, P50 to P55, P60 to P63,		
		P70 to P77, P120, P130, P140, P141,		
		P146, P147		
V	-0.3 to V _{DD} +0.3 Note 2	P20 to P27	Vo2	
.,	-0.3 to EVDD0 +0.3	ANI16 to ANI24	VAI1	Analog input voltage
2, 3 V	and -0.3 to AVREF(+) +0.3 Notes 2, 3			
V	-0.3 to VDD +0.3	ANI0 to ANI7	VAI2	
2, 3	and -0.3 to AVREF(+) +0.3 Notes 2, 3			
otes	-0.3 to V _{DD} +0.3 Note 2 -0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 No -0.3 to V _{DD} +0.3	P70 to P77, P120, P130, P140, P141, P146, P147 P20 to P27 ANI16 to ANI24 ANI0 to ANI7	VAI1	Analog input voltage

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

 That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

(5/5)

Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147	VI = EVDD0				1	μА
	ILIH2	P20 to P27, P137, RESET	VI = VDD				1	μΑ
	Ішн3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator con- nection			10	μΑ
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147	VI = EVsso				-1	μА
	ILIL2	P20 to P27, P137, RESET	Vı = Vss				-1	μΑ
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μА
				In resonator con- nection			-10	μΑ
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P140, P141, P146, P147	Vı = EVsso	, In input port	10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = 0 \text{ V})$


Parameter	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.2		μΑ
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μА
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75		μΑ
Temperature sensor operating current	ITMPS Note 1				75		μΑ
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter channel				1.5	mA
PGA operating current		Operation			480	700	μΑ
Comparator operating cur- rent	I _{CMP} Notes 1, 12	Operation (per comparator chan- nel, constant current for compara-	When the internal reference voltage is not in use		50	100	μА
		tor included)	When the internal reference voltage is in use		60	110	μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.2	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.2	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).


 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 26.3.3 SNOOZE mode in the RL78/G1F User's Manual.



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)




Remark 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 3, 5, 7)

Remark 2. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11))

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)


(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)


Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	4.0 V ≤ EV _{DD0} ≤ 5.5 V,	24 MHz < fmck	28/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
			8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		2.7 V ≤ EV _{DD0} < 4.0 V,	24 MHz < fmck	40/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$	24 MHz < fmck	96/fмск		ns
			20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.	7 V ≤ V _b ≤ 4.0 V	tkcy2/2 - 24		ns
width		2.7 V ≤ EVDD0 < 4.0 V, 2.	$3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$	tkcy2/2 - 36		ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.	6 V ≤ V _b ≤ 2.0 V	tkcy2/2 - 100		ns
SIp setup time	tsık2	2.7 V ≤ EVDD0 < 4.0 V, 2.	3 V ≤ V _b ≤ 2.7 V	1/fмск + 40		ns
(to SCKp↑) Note 2		2.4 V ≤ EVDD0 < 3.3 V, 1.	$6~V \leq V_b \leq 2.0~V$	1/fмск + 60		ns
SIp hold time (from SCKp†) Note 3	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tkso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2.$ Cb = 30 pF, Rb = 1.4 kΩ	.7 V ≤ V _b ≤ 4.0 V,		2/fмcк + 240	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2.0 $ C _b = 30 pF, R _b = 2.7 k Ω	$3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$		2/fмcк + 428	ns
		$2.4 \text{ V} \le \text{EVDD0} < 3.3 \text{ V}, 1.$ $C_b = 30 \text{ pF}, \text{ Rv} = 5.5 \text{ k}Ω$	6 V ≤ V _b ≤ 2.0 V,		2/fмск + 1146	ns

(Notes and Remarks are listed on the next page.)

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 7)

Remark 2. CSI01 of 48-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, VSS = EVSS0 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{aligned} 4.0 & \text{ V} \leq \text{EV} \text{DD0} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b &= 50 \text{ pF}, R_b = 2.7 \text{ k} \Omega \end{aligned}$		400 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$ 2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega $		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1200		ns
		$\begin{split} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 & \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	4600		ns
		$2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	620		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	500		ns
		$\begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned}$	2700		ns
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$ $C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega$	2400		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$	1830		ns