

Welcome to [E-XFL.COM](https://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT   |
| Number of I/O              | 90  |
| Program Memory Size        | 1MB (1M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 112-LFBGA   |
| Supplier Device Package    | 112-BGA (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg890f1024g-e-bga112r">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg890f1024g-e-bga112r</a> |


### 3.4.1 EM2 Current Consumption

**Figure 3.1.** *EM2 current consumption. RTC<sup>1</sup> prescaled to 1 Hz, 32.768 kHz LFRCO.*



### 3.4.2 EM3 Current Consumption

**Figure 3.2.** *EM3 current consumption.*




<sup>1</sup>Using backup RTC.


## 3.8 General Purpose Input Output

**Table 3.7. GPIO**


| Symbol     | Parameter  | Condition   | Min          | Typ          | Max          | Unit |
|------------|--|---|--------------|--------------|--------------|------|
| $V_{IOIL}$ | Input low voltage  |   |              |              | $0.30V_{DD}$ | V    |
| $V_{IOIH}$ | Input high voltage   |   | $0.70V_{DD}$ |              |              | V    |
| $V_{IOOH}$ | Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD) | Sourcing 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST |              | $0.80V_{DD}$ |              | V    |
|            |  | Sourcing 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST  |              | $0.90V_{DD}$ |              | V    |
|            |  | Sourcing 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW      |              | $0.85V_{DD}$ |              | V    |
|            |  | Sourcing 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW       |              | $0.90V_{DD}$ |              | V    |
|            |  | Sourcing 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD | $0.75V_{DD}$ |              |              | V    |
|            |  | Sourcing 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD  | $0.85V_{DD}$ |              |              | V    |
|            |  | Sourcing 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH    | $0.60V_{DD}$ |              |              | V    |
|            |  | Sourcing 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH     | $0.80V_{DD}$ |              |              | V    |
| $V_{IOOL}$ | Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)  | Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST  |              | $0.20V_{DD}$ |              | V    |
|            |  | Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST   |              | $0.10V_{DD}$ |              | V    |
|            |  | Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW       |              | $0.10V_{DD}$ |              | V    |
|            |  | Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW        |              | $0.05V_{DD}$ |              | V    |
|            |  | Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD  |              |              | $0.30V_{DD}$ | V    |
|            |  | Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD   |              |              | $0.20V_{DD}$ | V    |
|            |  | Sinking 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH     |              |              | $0.35V_{DD}$ | V    |

**Figure 3.4. Typical Low-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage**


GPIO\_Px\_CTRL.DRIVEMODE = LOWEST




GPIO\_Px\_CTRL.DRIVEMODE = LOW



GPIO\_Px\_CTRL.DRIVEMODE = STANDARD



GPIO\_Px\_CTRL.DRIVEMODE = HIGH

**Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature**

### 3.9.5 AUXHFRCO

**Table 3.12. AUXHFRCO**

| Symbol                              | Parameter  | Condition                              | Min               | Typ               | Max               | Unit   |
|-------------------------------------|--|--|-------------------|-------------------|-------------------|--------|
| $f_{\text{AUXHFRCO}}$               | Oscillation frequency, $V_{\text{DD}} = 3.0 \text{ V}$ , $T_{\text{AMB}} = 25^\circ\text{C}$ | 28 MHz frequency band                  | 27.5              | 28.0              | 28.5              | MHz    |
|                                     |  | 21 MHz frequency band                  | 20.6              | 21.0              | 21.4              | MHz    |
|                                     |  | 14 MHz frequency band                  | 13.7              | 14.0              | 14.3              | MHz    |
|                                     |  | 11 MHz frequency band                  | 10.8              | 11.0              | 11.2              | MHz    |
|                                     |  | 7 MHz frequency band                   | 6.48 <sup>1</sup> | 6.60 <sup>1</sup> | 6.72 <sup>1</sup> | MHz    |
|                                     |  | 1 MHz frequency band                   | 1.15 <sup>2</sup> | 1.20 <sup>2</sup> | 1.25 <sup>2</sup> | MHz    |
| $t_{\text{AUXHFRCO\_settling}}$     | Settling time after start-up   | $f_{\text{AUXHFRCO}} = 14 \text{ MHz}$ |                   | 0.6               |                   | Cycles |
| $\text{DC}_{\text{AUXHFRCO}}$       | Duty cycle   | $f_{\text{AUXHFRCO}} = 14 \text{ MHz}$ | 48.5              | 50                | 51                | %      |
| $\text{TUNESTEP}_{\text{AUXHFRCO}}$ | Frequency step for LSB change in TUNING value  |  |                   | 0.3 <sup>3</sup>  |                   | %      |

<sup>1</sup>For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

<sup>2</sup>For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

<sup>3</sup>The TUNING field in the CMU\_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

| Symbol               | Parameter          | Condition       | Min | Typ               | Max                | Unit   |
|----------------------|--------------------|-----------------|-----|-------------------|--------------------|--------|
| GAIN <sub>ED</sub>   | Gain error drift   | 1.25V reference |     | 0.01 <sup>2</sup> | 0.033 <sup>3</sup> | %/°C   |
|                      |                    | 2.5V reference  |     | 0.01 <sup>2</sup> | 0.03 <sup>3</sup>  | %/°C   |
| OFFSET <sub>ED</sub> | Offset error drift | 1.25V reference |     | 0.2 <sup>2</sup>  | 0.7 <sup>3</sup>   | LSB/°C |
|                      |                    | 2.5V reference  |     | 0.2 <sup>2</sup>  | 0.62 <sup>3</sup>  | LSB/°C |


<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 +/ - n \cdot 512$  where  $n$  can be a value in the set  $\{-3, -2, -1, 1, 2, 3\}$ . There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

<sup>2</sup>Typical numbers given by  $\text{abs}(\text{Mean}) / (85 - 25)$ .

<sup>3</sup>Max number given by  $(\text{abs}(\text{Mean}) + 3 \times \text{stddev}) / (85 - 25)$ .

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.17 (p. 32) and Figure 3.18 (p. 33), respectively.

**Figure 3.17. Integral Non-Linearity (INL)**



| Symbol                     | Parameter                                     | Condition   | Min | Typ     | Max | Unit |
|----------------------------|---|---|-----|---------|-----|------|
| $\text{SNDR}_{\text{DAC}}$ | Signal to Noise-pulse Distortion Ratio (SNDR) | 500 kSamples/s, 12 bit, differential, internal 2.5V reference   |     | 58      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference |     | 59      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference  |     | 57      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference   |     | 54      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, differential, internal 1.25V reference  |     | 56      |     | dB   |
|                            | Spurious-Free Dynamic Range(SFDR)             | 500 kSamples/s, 12 bit, differential, internal 2.5V reference   |     | 53      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference |     | 55      |     | dB   |
|                            |   | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference  |     | 62      |     | dBc  |
|                            |   | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference   |     | 56      |     | dBc  |
|                            |   | 500 kSamples/s, 12 bit, differential, internal 1.25V reference  |     | 61      |     | dBc  |
| $\text{SFDR}_{\text{DAC}}$ | Offset voltage                                | 500 kSamples/s, 12 bit, differential, internal 2.5V reference   |     | 55      |     | dBc  |
|                            |   | 500 kSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference |     | 60      |     | dBc  |
|                            |   | After calibration, single ended                                 |     | 2       | 12  | mV   |
|                            |   | After calibration, differential                                 |     | 2       |     | mV   |
| $\text{DNL}_{\text{DAC}}$  | Differential non-linearity                    |   |     | $\pm 1$ |     | LSB  |
| $\text{INL}_{\text{DAC}}$  | Integral non-linearity                        |   |     | $\pm 5$ |     | LSB  |
| $\text{MC}_{\text{DAC}}$   | No missing codes                              |   |     | 12      |     | bits |

<sup>1</sup>Measured with a static input code and no loading on the output.

### 3.12 Operational Amplifier (OPAMP)



The electrical characteristics for the Operational Amplifiers are based on simulations.

**Table 3.16. OPAMP**

| Symbol             | Parameter      | Condition  | Min | Typ | Max | Unit          |
|--------------------|----------------|--|-----|-----|-----|---------------|
| $I_{\text{OPAMP}}$ | Active Current | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain |     | 350 | 405 | $\mu\text{A}$ |
|                    |                | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain |     | 95  | 115 | $\mu\text{A}$ |

| Symbol              | Parameter                  | Condition   | Min      | Typ  | Max          | Unit                       |
|---------------------|----------------------------|---|----------|------|--------------|----------------------------|
|                     |                            | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1, Unity Gain                 |          | 13   | 17           | µA                         |
| $G_{OL}$            | Open Loop Gain             | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0                             |          | 101  |              | dB                         |
|                     |                            | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1                             |          | 98   |              | dB                         |
|                     |                            | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1                             |          | 91   |              | dB                         |
| $GBW_{OPAMP}$       | Gain Bandwidth Product     | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0                             |          | 6.1  |              | MHz                        |
|                     |                            | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1                             |          | 1.8  |              | MHz                        |
|                     |                            | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1                             |          | 0.25 |              | MHz                        |
| $PM_{OPAMP}$        | Phase Margin               | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0, $C_L=75\text{ pF}$         |          | 64   |              | °                          |
|                     |                            | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1, $C_L=75\text{ pF}$         |          | 58   |              | °                          |
|                     |                            | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1, $C_L=75\text{ pF}$         |          | 58   |              | °                          |
| $R_{INPUT}$         | Input Resistance           |   |          | 100  |              | Mohm                       |
| $R_{LOAD}$          | Load Resistance            |   | 200      |      |              | Ohm                        |
| $I_{LOAD\_DC}$      | DC Load Current            |   |          |      | 11           | mA                         |
| $V_{INPUT}$         | Input Voltage              | OPAxHCMDIS=0  | $V_{SS}$ |      | $V_{DD}$     | V                          |
|                     |                            | OPAxHCMDIS=1  | $V_{SS}$ |      | $V_{DD}-1.2$ | V                          |
| $V_{OUTPUT}$        | Output Voltage             |   | $V_{SS}$ |      | $V_{DD}$     | V                          |
| $V_{OFFSET}$        | Input Offset Voltage       | Unity Gain, $V_{SS} < V_{in} < V_{DD}$ , OPAxHCMDIS=0                 | -13      | 0    | 11           | mV                         |
|                     |                            | Unity Gain, $V_{SS} < V_{in} < V_{DD}-1.2$ , OPAxHCMDIS=1             |          | 1    |              | mV                         |
| $V_{OFFSET\_DRIFT}$ | Input Offset Voltage Drift |   |          |      | 0.02         | $\text{mV}/^\circ\text{C}$ |
| $SR_{OPAMP}$        | Slew Rate                  | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0                             |          | 3.2  |              | $\text{V}/\mu\text{s}$     |
|                     |                            | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1                             |          | 0.8  |              | $\text{V}/\mu\text{s}$     |
|                     |                            | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1                             |          | 0.1  |              | $\text{V}/\mu\text{s}$     |
| $N_{OPAMP}$         | Voltage Noise              | $V_{out}=1\text{V}$ , RESSEL=0,<br>0.1 Hz< $f$ <10 kHz, OPAx-HCMDIS=0 |          | 101  |              | $\mu\text{V}_{\text{RMS}}$ |
|                     |                            | $V_{out}=1\text{V}$ , RESSEL=0,<br>0.1 Hz< $f$ <10 kHz, OPAx-HCMDIS=1 |          | 141  |              | $\mu\text{V}_{\text{RMS}}$ |

| Symbol | Parameter | Condition  | Min | Typ  | Max | Unit              |
|--------|-----------|--|-----|------|-----|-------------------|
|        |           | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAxHCMDIS=0 |     | 196  |     | µV <sub>RMS</sub> |
|        |           | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAxHCMDIS=1 |     | 229  |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<10 kHz, OPAxHCMDIS=0                      |     | 1230 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<10 kHz, OPAxHCMDIS=1                      |     | 2130 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<1 MHz, OPAxHCMDIS=0                       |     | 1630 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<1 MHz, OPAxHCMDIS=1                       |     | 2590 |     | µV <sub>RMS</sub> |

**Figure 3.25. OPAMP Common Mode Rejection Ratio****Figure 3.26. OPAMP Positive Power Supply Rejection Ratio**

## 3.14 Voltage Comparator (VCMP)

**Table 3.18. VCMP**

| Symbol                  | Parameter                        | Condition   | Min  | Typ             | Max | Unit |
|-------------------------|----------------------------------|---|------|-----------------|-----|------|
| V <sub>VCMPIN</sub>     | Input voltage range              |   |      | V <sub>DD</sub> |     | V    |
| V <sub>VCMPCM</sub>     | VCMP Common Mode voltage range   |   |      | V <sub>DD</sub> |     | V    |
| I <sub>VCMP</sub>       | Active current                   | BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register           |      | 0.3             | 0.6 | µA   |
|                         |                                  | BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0. |      | 22              | 30  | µA   |
| t <sub>VCMPREF</sub>    | Startup time reference generator | NORMAL  |      | 10              |     | µs   |
| V <sub>VCMPOFFSET</sub> | Offset voltage                   | Single ended  | -230 | -40             | 190 | mV   |
|                         |                                  | Differential  |      | 10              |     | mV   |
| V <sub>VCMPHYST</sub>   | VCMP hysteresis                  |   |      | 40              |     | mV   |
| t <sub>VCMPSTART</sub>  | Startup time                     |   |      |                 | 10  | µs   |


The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

## 3.15 EBI

**Figure 3.31. EBI Write Enable Timing**




**Table 3.27. I2C Fast-mode Plus (Fm+)**

| Symbol       | Parameter  | Min  | Typ | Max               | Unit |
|--------------|--|------|-----|-------------------|------|
| $f_{SCL}$    | SCL clock frequency                              | 0    |     | 1000 <sup>1</sup> | kHz  |
| $t_{LOW}$    | SCL clock low time                               | 0.5  |     |                   | μs   |
| $t_{HIGH}$   | SCL clock high time                              | 0.26 |     |                   | μs   |
| $t_{SU,DAT}$ | SDA set-up time                                  | 50   |     |                   | ns   |
| $t_{HD,DAT}$ | SDA hold time                                    | 8    |     |                   | ns   |
| $t_{SU,STA}$ | Repeated START condition set-up time             | 0.26 |     |                   | μs   |
| $t_{HD,STA}$ | (Repeated) START condition hold time             | 0.26 |     |                   | μs   |
| $t_{SU,STO}$ | STOP condition set-up time                       | 0.26 |     |                   | μs   |
| $t_{BUF}$    | Bus free time between a STOP and START condition | 0.5  |     |                   | μs   |

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32GG Reference Manual.

## 3.18 USART SPI


**Figure 3.36. SPI Master Timing****Table 3.28. SPI Master Timing**

| Symbol               | Parameter       | Condition      | Min                 | Typ | Max  | Unit |
|----------------------|-----------------|----------------|---------------------|-----|------|------|
| $t_{SCLK}^{1,2}$     | SCLK period     |                | $2 * t_{HFPER-CLK}$ |     |      | ns   |
| $t_{CS\_MO}^{1,2}$   | CS to MOSI      |                | -2.00               |     | 1.00 | ns   |
| $t_{SCLK\_MO}^{1,2}$ | SCLK to MOSI    |                | -4.00               |     | 3.00 | ns   |
| $t_{SU\_MI}^{1,2}$   | MISO setup time | IOVDD = 1.98 V | 36.00               |     |      | ns   |
|                      |                 | IOVDD = 3.0 V  | 29.00               |     |      | ns   |
| $t_{H\_MI}^{1,2}$    | MISO hold time  |                | -4.00               |     |      | ns   |


<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

| Alternate     | LOCATION |      |      |      |      |      |   |  |
|---------------|----------|------|------|------|------|------|---|--|
| Functionality | 0        | 1    | 2    | 3    | 4    | 5    | 6 | Description  |
| PCNT0_S0IN    | PC13     | PE0  | PC0  | PD6  |      |      |   | Pulse Counter PCNT0 input number 0.  |
| PCNT0_S1IN    | PC14     | PE1  | PC1  | PD7  |      |      |   | Pulse Counter PCNT0 input number 1.  |
| PCNT1_S0IN    | PC4      | PB3  |      |      |      |      |   | Pulse Counter PCNT1 input number 0.  |
| PCNT1_S1IN    | PC5      | PB4  |      |      |      |      |   | Pulse Counter PCNT1 input number 1.  |
| PCNT2_S0IN    | PD0      | PE8  |      |      |      |      |   | Pulse Counter PCNT2 input number 0.  |
| PCNT2_S1IN    | PD1      | PE9  |      |      |      |      |   | Pulse Counter PCNT2 input number 1.  |
| PRS_CH0       | PA0      | PF3  |      |      |      |      |   | Peripheral Reflex System PRS, channel 0.   |
| PRS_CH1       | PA1      | PF4  |      |      |      |      |   | Peripheral Reflex System PRS, channel 1.   |
| PRS_CH2       | PC0      | PF5  |      |      |      |      |   | Peripheral Reflex System PRS, channel 2.   |
| PRS_CH3       | PC1      | PE8  |      |      |      |      |   | Peripheral Reflex System PRS, channel 3.   |
| TIM0_CC0      | PA0      | PA0  | PF6  | PD1  | PA0  | PF0  |   | Timer 0 Capture Compare input / output channel 0.  |
| TIM0_CC1      | PA1      | PA1  | PF7  | PD2  | PC0  | PF1  |   | Timer 0 Capture Compare input / output channel 1.  |
| TIM0_CC2      | PA2      | PA2  | PF8  | PD3  | PC1  | PF2  |   | Timer 0 Capture Compare input / output channel 2.  |
| TIM0_CDTI0    | PA3      | PC13 | PF3  | PC13 | PC2  | PF3  |   | Timer 0 Complimentary Deat Time Insertion channel 0.   |
| TIM0_CDTI1    | PA4      | PC14 | PF4  | PC14 | PC3  | PF4  |   | Timer 0 Complimentary Deat Time Insertion channel 1.   |
| TIM0_CDTI2    | PA5      | PC15 | PF5  | PC15 | PC4  | PF5  |   | Timer 0 Complimentary Deat Time Insertion channel 2.   |
| TIM1_CC0      | PC13     | PE10 | PB0  | PB7  | PD6  |      |   | Timer 1 Capture Compare input / output channel 0.  |
| TIM1_CC1      | PC14     | PE11 | PB1  | PB8  | PD7  |      |   | Timer 1 Capture Compare input / output channel 1.  |
| TIM1_CC2      | PC15     | PE12 | PB2  | PB11 | PC13 |      |   | Timer 1 Capture Compare input / output channel 2.  |
| TIM2_CC0      | PA8      | PA12 | PC8  |      |      |      |   | Timer 2 Capture Compare input / output channel 0.  |
| TIM2_CC1      | PA9      | PA13 | PC9  |      |      |      |   | Timer 2 Capture Compare input / output channel 1.  |
| TIM2_CC2      | PA10     | PA14 | PC10 |      |      |      |   | Timer 2 Capture Compare input / output channel 2.  |
| TIM3_CC0      | PE14     | PE0  |      |      |      |      |   | Timer 3 Capture Compare input / output channel 0.  |
| TIM3_CC1      | PE15     | PE1  |      |      |      |      |   | Timer 3 Capture Compare input / output channel 1.  |
| TIM3_CC2      | PA15     | PE2  |      |      |      |      |   | Timer 3 Capture Compare input / output channel 2.  |
| U0_RX         | PF7      | PE1  | PA4  | PC15 |      |      |   | UART0 Receive input.   |
| U0_TX         | PF6      | PE0  | PA3  | PC14 |      |      |   | UART0 Transmit output. Also used as receive input in half duplex communication.  |
| U1_RX         | PC13     |      | PB10 | PE3  |      |      |   | UART1 Receive input.   |
| U1_TX         | PC12     |      | PB9  | PE2  |      |      |   | UART1 Transmit output. Also used as receive input in half duplex communication.  |
| US0_CLK       | PE12     | PE5  | PC9  | PC15 | PB13 | PB13 |   | USART0 clock input / output.   |
| US0_CS        | PE13     | PE4  | PC8  | PC14 | PB14 | PB14 |   | USART0 chip select input / output.   |
| US0_RX        | PE11     | PE6  | PC10 | PE12 | PB8  | PC1  |   | USART0 Asynchronous Receive.<br>USART0 Synchronous mode Master Input / Slave Output (MISO).  |
| US0_TX        | PE10     | PE7  | PC11 | PE13 | PB7  | PC0  |   | USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.<br>USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK       | PB7      | PD2  | PF0  |      |      |      |   | USART1 clock input / output.   |
| US1_CS        | PB8      | PD3  | PF1  |      |      |      |   | USART1 chip select input / output.   |
| US1_RX        | PC1      | PD1  | PD6  |      |      |      |   | USART1 Asynchronous Receive.<br>USART1 Synchronous mode Master Input / Slave Output (MISO).  |

**Figure 4.2. Opamp Pinout**

## 4.5 BGA112 Package

**Figure 4.3. BGA112**

Rev. 97SP01315A\_X03\_06Jun11


**Note:**

1. The dimensions in parenthesis are reference.
2. Datum 'C' and seating plane are defined by the crown of the solder balls.
3. All dimensions are in millimeters.

The BGA112 Package uses SAC105 solderballs.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>

**Figure 5.2. BGA112 PCB Solder Mask****Table 5.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) |
|--------|-----------|
| a      | 0.48      |
| b      | 0.80      |
| d      | 8.00      |
| e      | 8.00      |

## 7 Revision History

### 7.1 Revision 1.40

March 21st, 2016

Added clarification on conditions for INL<sub>ADC</sub> and DNL<sub>ADC</sub> parameters.

Reduced maximum and typical current consumption for all EM0 entries except 48 MHz in the Current Consumption table in the Electrical Characteristics section.

Increased maximum specifications for EM2 current, EM3 current, and EM4 current in the Current Consumption table in the Electrical Characteristics section.

Increased typical specification for EM2 and EM3 current at 85 C in the Current Consumption table in the Electrical Characteristics section.

Added EM2, EM3, and EM4 current consumption vs. temperature graphs.

Added a new EM2 entry and specified the existing specification is for EM0 for the BOD threshold on falling external supply voltage in the Power Management table in the Electrical Characteristics section.

Reduced maximum input leakage current in the GPIO table in the Electrical Characteristics section.

Added a maximum current consumption specification to the LFRCO table in the Electrical Characteristics section.

Added maximum specifications for the active current including references for two channels to the DAC table in the Electrical Characteristics section.

Increased the maximum specification for DAC offset voltage in the DAC table in the Electrical Characteristics section.

Increased the typical specifications for active current with FULLBIAS=1 and capacitive sense internal resistance in the ACMP table in the Electrical Characteristics section.

Added minimum and maximum specifications and updated the typical value for the VCMP offset voltage in the VCMP table in the Electrical Characteristics section.

Removed the maximum specification and reduced the typical value for hysteresis in the VCMP table in the Electrical Characteristics section.

Updated all graphs in the Electrical Characteristics section to display data for 2.0 V as the minimum voltage.

### 7.2 Revision 1.30

May 23rd, 2014

Removed "preliminary" markings

Updated HFRCO figures.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated Current Consumption information.

Updated Power Management information.

Updated PCB Land Pattern, PCB Solder Mask and PCB Stencil Design figures.

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

## 7.7 Revision 0.98

May 25th, 2012

Corrected BGA solder balls material description.

Corrected EM3 current consumption in the Electrical Characteristics section.

## 7.8 Revision 0.96

February 28th, 2012

Added reference to errata document.

Corrected BGA112 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## 7.9 Revision 0.95

September 28th, 2011

Flash configuration for Giant Gecko is now 1024KB or 512KB. For flash sizes below 512KB, see the Leopard Gecko Family.

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level to Electrical Characteristics section.

Updated Minimum Load Capacitance ( $C_{LFXOL}$ ) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added Opamp pinout overview.

Added reference to errata document.

Corrected BGA112 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## Table of Contents

|  |    |
|--|----|
| 1. Ordering Information .....              | 2  |
| 2. System Summary .....                    | 3  |
| 2.1. System Introduction .....             | 3  |
| 2.2. Configuration Summary .....           | 7  |
| 2.3. Memory Map .....                      | 9  |
| 3. Electrical Characteristics .....        | 10 |
| 3.1. Test Conditions .....                 | 10 |
| 3.2. Absolute Maximum Ratings .....        | 10 |
| 3.3. General Operating Conditions .....    | 10 |
| 3.4. Current Consumption .....             | 11 |
| 3.5. Transition between Energy Modes ..... | 13 |
| 3.6. Power Management .....                | 13 |
| 3.7. Flash .....                           | 14 |
| 3.8. General Purpose Input Output .....    | 15 |
| 3.9. Oscillators .....                     | 23 |
| 3.10. Analog Digital Converter (ADC) ..... | 28 |
| 3.11. Digital Analog Converter (DAC) ..... | 38 |
| 3.12. Operational Amplifier (OPAMP) .....  | 39 |
| 3.13. Analog Comparator (ACMP) .....       | 43 |
| 3.14. Voltage Comparator (VCMP) .....      | 45 |
| 3.15. EBI .....                            | 45 |
| 3.16. LCD .....                            | 49 |
| 3.17. I2C .....                            | 50 |
| 3.18. USART SPI .....                      | 51 |
| 3.19. Digital Peripherals .....            | 52 |
| 4. Pinout and Package .....                | 54 |
| 4.1. Pinout .....                          | 54 |
| 4.2. Alternate Functionality Pinout .....  | 58 |
| 4.3. GPIO Pinout Overview .....            | 66 |
| 4.4. Opamp Pinout Overview .....           | 66 |
| 4.5. BGA112 Package .....                  | 67 |
| 5. PCB Layout and Soldering .....          | 69 |
| 5.1. Recommended PCB Layout .....          | 69 |
| 5.2. Soldering Information .....           | 71 |
| 6. Chip Marking, Revision and Errata ..... | 72 |
| 6.1. Chip Marking .....                    | 72 |
| 6.2. Revision .....                        | 72 |
| 6.3. Errata .....                          | 72 |
| 7. Revision History .....                  | 73 |
| 7.1. Revision 1.40 .....                   | 73 |
| 7.2. Revision 1.30 .....                   | 73 |
| 7.3. Revision 1.21 .....                   | 74 |
| 7.4. Revision 1.20 .....                   | 74 |
| 7.5. Revision 1.10 .....                   | 74 |
| 7.6. Revision 1.00 .....                   | 75 |
| 7.7. Revision 0.98 .....                   | 75 |
| 7.8. Revision 0.96 .....                   | 75 |
| 7.9. Revision 0.95 .....                   | 75 |
| 7.10. Revision 0.91 .....                  | 76 |
| 7.11. Revision 0.90 .....                  | 76 |
| A. Disclaimer and Trademarks .....         | 77 |
| A.1. Disclaimer .....                      | 77 |
| A.2. Trademark Information .....           | 77 |
| B. Contact Information .....               | 78 |
| B.1. .....                                 | 78 |