

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|----------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 4x8b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c712-20i-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.3 PCL and PCLATH

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper bit of the address is provided by PCLATH<3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bit is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> bit is not required for the return instructions (which POPs the address from the stack).

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.


FIGURE 2-10: DIRECT/INDIRECT ADDRESSING



2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

| NEXT | CLRF INCF BTFSS | FSR INDF FSR FSR,4 | ;inc pointer ;all done? |
|----------|-----------------------|-----------------------------|-----------------------------------|
| CONTINUE | GOTO : | NEXT | ;NO, clear next ;YES, continue |

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-10. However, IRP is not used in the PIC16C712/716.



PIC16C712/716

FIGURE 3-5: BLOCK DIAGRAM OF RB2/T10SI PIN





FIGURE 3-6: BLOCK DIAGRAM OF RB3/CCP1 PIN



5.3 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 5-2 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-2:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

| Osc Type | Freq. | C1 | C2 | | | | |
|-------------------------------------------------------|---------------|---------------|-------|--|--|--|--|
| LP | 32 kHz | 33 pF | 33 pF | | | | |
| | 100 kHz | 100 kHz 15 pF | | | | | |
| | 200 kHz 15 pF | | 15 pF | | | | |
| These values are for design guidance only. | | | | | | | |
| Note 1: Higher capacitance increases the stability of | | | | | | | |

oscillator but also increases the start-up time.

2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

5.4 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.5 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "Special Event Trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

| Note: | The Special Event Triggers from the |
|-------|---------------------------------------------|
| | CCP1 module will not set interrupt flag bit |
| | TMR1IF (PIR1<0>). |

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

Value on Value on Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 POR, all other Bit 2 BOR Resets 0Bh,8Bh INTCON GIE PEIE TOIE INTE RBIE **T0IF** INTE RBIF 0000 000x 0000 000u -0---000 -0---000 0Ch PIR1 ADIF CCP1IF TMR2IF TMR1IF -0---000 -0---000 8Ch PIE1 ADIE CCP1IE TMR2IE TMR1IE 0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register XXXX XXXX uuuu uuuu 0Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register XXXX XXXX uuuu uuuu --00 0000 --uu uuuu T1CKPS1 T1CKPS0 T1OSCEN T1SYNC 10h T1CON ____ ____ TMR1CS TMR10N -x-x _ _ _ _ -11-11 07h DATACC DCCP DT1CK Р ---- -1-1 ---- -1-1 87h TRISCCP TCCP TT1CK

TABLE 5-3: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, --- = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

7.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISCCP<2> bit must be cleared to make the CCP1 pin an output.

| Note: | Clearing the CCP1CON register will force |
|-------|------------------------------------------|
| | the CCP1 PWM output latch to the default |
| | low level. This is neither the PORTB I/O |
| | data latch nor the DATACCP latch. |

Figure 7-5 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 7.3.3** "**Set-Up for PWM Operation**".

FIGURE 7-5: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-6) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/ period).

FIGURE 7-6: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • TOSC • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

| Note: | The Timer2 postscaler (see Section 6.0 |
|-------|-------------------------------------------|
| | "Timer2 Module") is not used in the |
| | determination of the PWM frequency. The |
| | postscaler could be used to have a servo |
| | update rate at a different frequency than |
| | the PWM output. |

7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the $PIC^{\textcircled{B}}$ Mid-Range Reference Manual, (DS33023).

8.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has four inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. Additional information on the A/D module is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 8-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 8-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | |
|---------------|-------------------------------------------|----------------------------------------------------------|----------------------|------------|-----------------------------------|-----------|--------------|----------------------------------------------------------------------------------------------------------|
| ADCS1 bit7 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | | ADON bit0 | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset |
| bit 7-6: | 00 = Fos 01 = Fos 10 = Fos | c/2 c/8 c/32 | | | s Select bits al ADC RC os | cillator) | | |
| bit 5-3: | | annel 0, (F annel 1, (F annel 2, (F annel 3, (F | RA2/AN2) RA3/AN3) | I Select b | its | | | |
| bit 2: | GO/DON | E: A/D Co | nversion S | Status bit | | | | |
| | | onversion conversio | on not in | | this bit starts (This bit is a | | | by hardware when the A/D |
| bit 1: | Unimpler | mented: F | Read as '0 | , | | | | |
| bit 0: | ADON : A 1 = A/D c 0 = A/D c | onverter r | nodule is d | | | | | |

FIGURE 8-1: ADCON0 REGISTER (ADDRESS 1Fh)

The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared and the A/D Interrupt Flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 8-3.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 8.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference/ and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- 7. For the next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.




FIGURE 8-3: A/D BLOCK DIAGRAM


8.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the Charge Holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 8-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PIC[®] Mid-Range Reference Manual, (DS33023). This equation calculates the acquisition time to within 1/2 LSb error (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.


FIGURE 8-4: ANALOG INPUT MODEL



9.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-4 shows how the R/C combination is connected to the PIC16CXXX.





9.3 Reset

The PIC16CXXX differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset (during normal operation)
- WDT Wake-up (during Sleep)
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 9-4. These bits are used in software to determine the nature of the Reset. See Table 9-6 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 9-6.

The PIC microcontrollers have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

| Register | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Interrupt |
|----------------------|------------------------------------|--------------------------|---------------------------------|
| W | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF | N/A | N/A | N/A |
| TMR0 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 0000h | 0000h | PC + 1 ⁽²⁾ |
| STATUS | 0001 1xxx | 000q quuu (3) | uuuq quuu (3) |
| FSR | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA ⁽⁴⁾ | 0x 0000 | xx xxxx | xu uuuu |
| PORTB ⁽⁵⁾ | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| DATACCP | x-x | u-u | u-u |
| PCLATH | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0000 -00x | 0000 -00u | uuuu –uuu (1) |
| | 0000 | 0000 | uuuu (1) |
| PIR1 | -0 0000 | -0 0000 | -u uuuu (1) |
| TMR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T1CON | 00 0000 | uu uuuu | uu uuuu |
| TMR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| T2CON | -000 0000 | -000 0000 | -uuu uuuu |
| CCPR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP1CON | 00 0000 | 00 0000 | uu uuuu |
| ADRES | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADCON0 | 0000 00-0 | 0000 00-0 | uuuu uu-u |
| OPTION_REG | 1111 1111 | 1111 1111 | นนนน นนนน |
| TRISA | 11 1111 | 11 1111 | uu uuuu |
| TRISB | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISCCP | xxxx x1x1 | xxxx x1x1 | xxxx xuxu |
| | 0000 | 0000 | uuuu |
| PIE1 | -0 0000 | -0 0000 | -u uuuu |
| PCON | 0q | uq | uq |
| PR2 | 1111 1111 | 1111 1111 | 1111 1111 |
| ADCON1 | 000 | 000 | uuu |

TABLE 9-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS OF THE PIC16C712/716

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 9-5 for Reset value for specific condition.

4: On any device Reset, these pins are configured as inputs.

5: This is the value that will be in the port output latch.

9.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep, if bit INTE was set prior to going into Sleep. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 9.13** "**Power-down Mode** (**Sleep**)" for details on Sleep mode.

9.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0 "Timer0 Module")

9.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2 "PORTB and the TRISB Register")

9.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

Example 9-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the Interrupt Service Routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

| MOVWF | W_TEMP | ;Copy W to TEMP register, could be bank one or zero |
|--------|----------------|---------------------------------------------------------|
| SWAPF | STATUS,W | ;Swap status to be saved into W |
| CLRF | STATUS | ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 |
| MOVWF | STATUS_TEMP | ;Save status to bank zero STATUS_TEMP register |
| MOVF | PCLATH, W | ;Only required if using pages 1, 2 and/or 3 |
| MOVWF | PCLATH_TEMP | ;Save PCLATH into W |
| CLRF | PCLATH | ;Page zero, regardless of current page |
| BCF | STATUS, IRP | ;Return to Bank 0 |
| MOVF | FSR, W | ;Copy FSR to W |
| MOVWF | FSR_TEMP | ;Copy FSR from W to FSR_TEMP |
| : | | |
| :(ISR) | | |
| : | | |
| MOVF | PCLATH_TEMP, W | ;Restore PCLATH |
| MOVWF | PCLATH | ;Move W into PCLATH |
| SWAPF | STATUS_TEMP,W | ;Swap STATUS_TEMP register into W |
| | | ;(sets bank to original state) |
| MOVWF | STATUS | ;Move W into STATUS register |
| SWAPF | W_TEMP,F | ;Swap W_TEMP |
| SWAPF | W TEMP,W | ;Swap W TEMP into W |

EXAMPLE 9-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

WAKE-UP USING INTERRUPTS 9.13.2


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

· If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the \overline{TO} bit will not be set and \overline{PD} bits will not be cleared.

• If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the \overline{PD} bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a **SLEEP** instruction.



4:

CLKOUT is not available in these osc modes, but shown here for timing reference.

9.14 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip | does | not | recommend | code | | | | | |
|-------|------------------------------|------|-----|-----------|------|--|--|--|--|--|
| | protecting windowed devices. | | | | | | | | | |

ID Locations 9.15

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

12.1 DC Characteristics: PIC16C712/716-04 (Commercial, Industrial, Extended) PIC16C712/716-20 (Commercial, Industrial, Extended)

| DC CHARACTERISTICS | | | Standard Operating Conc Operating temperature | | | | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ |
|-----------------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|---------------------------|----------------------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| D001 D001A | Vdd | Supply Voltage | 4.0 4.5 VBOR* | | 5.5 5.5 5.5 | V V V | XT, RC and LP osc mode HS osc mode BOR enabled ⁽⁷⁾ |
| D002* | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5 | | V | |
| D003 | VPOR | VDD Start Voltage to ensure inter- nal Power-on Reset signal | — | Vss | — | V | See section on Power-on Reset for details |
| D004* D004A* | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 TBD | _ | _ | V/ms | PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset voltage trip point | 3.65 | — | 4.35 | V | BODEN bit set |
| D010 D013 | IDD | Supply Current ^(2,5) | _ | 0.8 4.0 | 2.5 8.0 | mA mA | Fosc = 4 MHz, VDD = 4.0V Fosc = 20 MHz, VDD = 4.0V |
| D020 D021 D021B | IPD | Power-down Current ^(3,5) | | 10.5 1.5 1.5 2.5 | 42 16 19 19 | μΑ μΑ μΑ μΑ | VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, 0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C |
| D022* D022A* | ΔİWDT ΔİBOR | Module Differential Current ⁽⁶⁾ Watchdog Timer Brown-out Reset | | 6.0 TBD | 20 200 | μΑ μΑ | WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | KHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.

4: For RC Osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.






TABLE 12-8: A/D CONVERSION REQUIREMENTS

| Param No. | Sym. | Characteristic | | Min. | Тур† | Max. | Units | Conditions |
|--------------|------|------------------------------------------------------|------------------|----------|----------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 130 | TAD | A/D clock period | Standard | 1.6 | | _ | μS | Tosc based, VREF \geq 3.0V |
| | | | Extended (LC) | 2.0 | — | _ | μS | Tosc based, VREF full range |
| | | | Standard | 2.0 | 4.0 | 6.0 | μS | A/D RC Mode |
| | | | Extended (LC) | 3.0 | 6.0 | 9.0 | μS | A/D RC Mode |
| 131 | TCNV | Conversion time (not including S/H time) (Note 1) | | 11 | — | 11 | Tad | |
| 132 | TACQ | Acquisition time | | (Note 2) | 20 | — | μS | |
| | | | | 5* | _ | _ | μs | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD). |
| 134 | TGO | Q4 to A/D clock start | | _ | Tosc/2 § | _ | | If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed. |
| 135 | Tswc | Switching from conve | rt Æ sample time | 1.5 § | _ | _ | TAD | |

: * These parameters are characterized but not tested.

: † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

: § This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 9.1 "Configuration Bits" for min. conditions.

13.0 PACKAGING INFORMATION

13.1 Package Marking Information

18-Lead PDIP



18-Lead CERDIP Windowed



18-Lead SOIC (.300")



20-Lead SSOP





Example



Example



Example



| YY Year code (last 2 digits of ca WW Week code (week of Januar NNN Alphanumeric traceability co e3 Pb-free JEDEC designator f * This package is Pb-free. The | | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Note: | In the event the full Microchip part number cannot be marked on one line, it w be carried over to the next line, thus limiting the number of availab characters for customer-specific information. | |

PIC16C712/716

| TMR1L Register 11, 31 |
|------------------------------------------|
| Timer2 |
| Block Diagram 36 |
| Postscaler. See Postscaler, Timer2 |
| PR2 Register 12, 36, 42 |
| Prescaler. See Prescaler, Timer2 |
| T2CON Register 11, 36 |
| TMR2 Register 11, 36 |
| TMR2 to PR2 Match Enable (TMR2IE Bit) 16 |
| TMR2 to PR2 Match Flag (TMR2IF Bit) |
| TMR2 to PR2 Match Interrupt 36, 37, 42 |
| Timing Diagrams |
| Time-out Sequence on Power-up60 |
| Wake-up from Sleep via Interrupt |
| Timing Diagrams and Specifications |
| A/D Conversion |
| Brown-out Reset (BOR) 83 |
| Capture/Compare/PWM (CCP) 85 |
| CLKOUT and I/O |
| External Clock |
| Oscillator Start-up Timer (OST) |
| Power-up Timer (PWRT) |
| Reset |
| Timer0 and Timer1 |
| Watchdog Timer (WDT) |
| |

W

| W Register | |
|----------------------------------------|---|
| Wake-up from Sleep | |
| Wake-up from Sleep | |
| Interrupts | |
| MCLR Reset 59 | |
| Timing Diagram 65 | 5 |
| WDT Reset 59 |) |
| Watchdog Timer (WDT) 51, 63 | 3 |
| Block Diagram 63 | 3 |
| Enable (WDTE Bit) 52, 63 | 3 |
| Postscaler. See Postscaler, WDT | |
| Programming Considerations 63 | - |
| RC Oscillator 63 | 3 |
| Time-out Period 63 | 3 |
| Timing Diagram 83 | |
| WDT Reset, Normal Operation 54, 58, 59 |) |
| WDT Reset, Sleep 54, 58, 59 |) |
| WWW Address 101 | L |
| WWW, On-Line Support 3 | 3 |

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| TO: RE: | | Total Pages Sent | |
|------------|--------------------------------------------------------|--------------------------------------------------------------------------|--|
| Fro | m: Name | | |
| | Company | | |
| | Address | | |
| | City / State / ZIP / Country | | |
| | Telephone: () | FAX: () | |
| | lication (optional): | | |
| Wo | uld you like a reply?YN | | |
| Dev | rice: PIC16C712/716 | Literature Number: DS41106C | |
| Que | ostions: | | |
| 1. | What are the best features of this document? | | |
| | | | |
| 2. | How does this document meet your hardware and soft | ware development needs? | |
| | | | |
| | | | |
| 3. | Do you find the organization of this document easy to | follow? If not, why? | |
| | | | |
| 1 | What additions to the document do you think would er | phance the structure and subject? | |
| 4. | what additions to the document do you think would en | | |
| | | | |
| 5. | What deletions from the document could be made with | rom the document could be made without affecting the overall usefulness? | |
| | | | |
| | | | |
| 6. | Is there any incorrect or misleading information (what | and where)? | |
| | | | |
| 7. | How would you improve this document? | | |
| | | | |
| | | | |

PIC16C712/716 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device Fi | <u>-XX X</u> requency Temperatur Range Range | /XX e Package | XXX Pattern | Í F P | • PIC16C716 – 04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP attern #301. | | | |
|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|---------------------|-----------|--------------------------------------------------------------------------------------------------------------|--|--|--|
| Device: | PIC16C712 ⁽¹⁾ , PIC16C7 PIC16LC712 ⁽¹⁾ , PIC16L PIC16C716 ⁽¹⁾ , PIC16C7 PIC16LC716 ⁽¹⁾ , PIC16L | C712T ⁽²⁾ :VDD rar | nge 2.5V to 5.5V | р с) F | package, 200 kHz, Extended VDD limits. | | | |
| Frequency Range: | 04 = 4 MHz 20 = 20 MHz | | | Note 1 | : C = CMOS LC = Low Power CMOS I: T = in tape and reel – SOIC, SSOP packages only. | | | |
| Temperature Range: | blank = 0° C to I = -40° C to +1 E = -40° C to +12 | | I) | | LC extended temperature device is not offered. LC is not offered at 20 MHz | | | |
| Package: | JW = Windowed SO = SOIC P = PDIP SS = SSOP | CERDIP | | | | | | |
| Pattern: | QTP, SQTP, Code or Sp (blank otherwise) | ecial Requiremer | nts | | | | | |

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1999-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769751

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.