E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 4x8b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c712t-20i-ss |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| 1.0 | Device Overview | 5 |
|-------|--|----|
| 2.0 | Memory Organization | 9 |
| 3.0 | I/O Ports | 21 |
| 4.0 | I/O Ports Timer0 Module | 29 |
| 5.0 | Timer1 Module | |
| 6.0 | Timer2 Module | 36 |
| 7.0 | Capture/Compare/PWM (CCP) Module(s) | 39 |
| 8.0 | Analog-to-Digital Converter (A/D) Module | 45 |
| 9.0 | Special Features of the CPU | 51 |
| 10.0 | Instruction Set Summary | 67 |
| 11.0 | Development Support. | 69 |
| 12.0 | Electrical Characteristics | 73 |
| 13.0 | Packaging Information | 89 |
| Revis | ion History | 95 |
| Conv | ersion Considerations | 95 |
| Migra | tion from Base-line to Mid-Range Devices | 95 |
| Index | | 97 |
| On-Li | ne Support1 | 01 |
| Read | ne Support1 er Response | 02 |
| | SC712/716 Product Identification System | |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC16C712/716

NOTES:


1.0 **DEVICE OVERVIEW**

This document contains device-specific information. Additional information may be found in the PIC[®] Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

| С | <u> </u> | JRE | 4 4 | |
|----|----------|-----|-----|---|
| гι | GL | лсс | | - |

There are two devices (PIC16C712, PIC16C716) covered by this data sheet.

Figure 1-1 is the block diagram for both devices. The pinouts are listed in Table 1-1.



3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[®] Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 5-bit wide bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input, (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified, and then written to the port data latch. Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

PORTA pins, RA3:0, are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

| Note: | On a Power-on Reset, these pins are | | | | | | | |
|-------|---|--|--|--|--|--|--|--|
| | configured as analog inputs and read as | | | | | | | |
| | ʻ0'. | | | | | | | |

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

| BCF | STATUS, RPO | ; |
|-------|-------------|-------------------------|
| CLRF | PORTA | ; Initialize PORTA by |
| | | ; clearing output |
| | | ; data latches |
| BSF | STATUS, RPO | ; Select Bank 1 |
| MOVLW | OxEF | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISA | ; Set RA<3:0> as inputs |
| | | ; RA<4> as outputs |
| BCF | STATUS, RPO | ; Return to Bank 0 |

PORTB pins RB3:RB1 are multiplexed with several peripheral functions (Table 3-3). PORTB pins RB3:RB0 have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins, RB7:RB4, are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.




FIGURE 3-4: BLOCK DIAGRAM OF RB1/T10S0/T1CKI PIN

FIGURE 3-7: BLOCK DIAGRAM OF RB7:RB4 PINS




TABLE 3-3: PORTB FUNCTIONS


| Name | Bit# | Buffer | Function |
|---------------------|-------|-----------------------|---|
| RB0/INT | bit 0 | TTL/ST ⁽¹⁾ | Input/output pin or external interrupt input. Internal software programmable weak pull-up. |
| RB1/T1OS0/ T1CKI | bit 1 | TTL/ST ⁽¹⁾ | Input/output pin or Timer1 oscillator output, or Timer1 clock input. Internal software programmable weak pull-up. See Timer1 section for detailed operation. |
| RB2/T1OSI | bit 2 | TTL/ST ⁽¹⁾ | Input/output pin or Timer1 oscillator input. Internal software programmable weak pull-up. See Timer1 section for detailed operation. |
| RB3/CCP1 | bit 3 | TTL/ST ⁽¹⁾ | Input/output pin or Capture 1 input, or Compare 1 output, or PWM1 output. Internal software programmable weak pull-up. See CCP1 section for detailed operation. |
| RB4 | bit 4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5 | bit 5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6 | bit 6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock. |
| RB7 | bit 7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data. |

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt or peripheral input.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.





5.2 Timer1 Module and PORTB Operation

When Timer1 is configured as timer running from the main oscillator, PORTB<2:1> operate as normal I/O lines. When Timer1 is configured to function as a counter however, the clock source selection may affect the operation of PORTB<2:1>. Multiplexing details of the Timer1 clock selection on PORTB are shown in Figure 3-4 and Figure 3-5.

The clock source for Timer1 in the Counter mode can be from one of the following:

- 1. External circuit connected to the RB1/T1OSO/ T1CKI pin
- 2. Firmware controlled DATACCP<0> bit, DT1CKI
- 3. Timer1 oscillator

Table 5-1 shows the details of Timer1 mode selections, control bit settings, TMR1 and PORTB operations.

PIC16C712/716

NOTES:

7.4 CCP1 Module and PORTB Operation

When the CCP module is disabled, PORTB<3> operates as a normal I/O pin. When the CCP module is enabled, PORTB<3> operation is affected. Multiplexing details of the CCP1 module are shown on PORTB<3>, refer to Figure 3.6.

Table 7-5 below shows the effects of the CCP module operation on PORTB<3>

| CCP1 Module Mode | Control Bits | CCP1 Module Operation | PORTB<3> Operation |
|------------------------|----------------------------------|--|--|
| Off | CCP1CON =xx 0000 | Off | PORTB<3> functions as normal I/O. |
| Capture | CCP1CON =xx 01xx TRISCCP =1-x | The CCP1 module will capture an event on the RB3/CCP1 pin which is driven by an external circuit. The DCCP bit can read the signal on the RB3/CCP1 pin. | PORTB<3> always reads '0' when configured as input. If PORTB<3> is configured as output, reading PORTB<3> will read the data latch. |
| | CCP1CON =xx 01xx TRISCCP =0-x | The CCP1 module will capture an event on the RB3/CCP1 pin which is driven by the DCCP bit. The DCCP bit can read the signal on the RB3/CCP1 pin. | Writing to PORTB<3> will always store the result in the data latch, but it does not drive the RB3/CCP1 pin. |
| Compare | CCP1CON =xx 10xx TRISCCP =0-x | The CCP1 module produces an output on the RB3/CCP1 pin when a compare event occurs. The DCCP bit can read the signal on the RB3/CCP1 pin. | |
| PWM | CCP1CON =xx 11xx TRISCCP =0-x | The CCP1 module produces the PWM signal on the RB3/CCP1 pin. The DCCP bit can read the signal on the RB3/CCP1 pin. | |

TABLE 7-5: CCP1 MODULE AND PORTB OPERATION

The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared and the A/D Interrupt Flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 8-3.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 8.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference/ and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- 7. For the next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.




FIGURE 8-3: A/D BLOCK DIAGRAM

8.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 8-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

8.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN3:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 8-1: TAD vs. DEVICE OPERATING FREQUENCIES

| AD Clock | Source (TAD) | Device Frequency | | | | | | |
|-------------------|--------------|-------------------------|-------------------------|-------------------------|-----------------------|--|--|--|
| Operation | ADCS1:ADCS0 | 20 MHz | 5 MHz | 1.25 MHz | 333.33 kHz | | | |
| 2Tosc | 00 | 100 ns ⁽²⁾ | 400 ns ⁽²⁾ | 1.6 μs | 6 μs | | | |
| 8Tosc | 01 | 400 ns ⁽²⁾ | 1.6 μs | 6.4 μs | 24 μs ⁽³⁾ | | | |
| 32Tosc | 10 | 1.6 μs | 6.4 μs | 25.6 μs (3) | 96 μs (3) | | | |
| RC ⁽⁵⁾ | 11 | 2-6 μs ^(1,4) | 2-6 μs ^(1,4) | 2-6 μs ^(1,4) | 2-6 μs ⁽¹⁾ | | | |

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 4 μ s.

- **2:** These values violate the minimum required TAD time.
- **3:** For faster conversion times, the selection of another clock source is recommended.
- 4: When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for Sleep operation only.

5: For extended voltage devices (LC), please refer to Electrical Specifications section.

8.4 A/D Conversions

| Note: | The GO/DONE bit should NOT be set in |
|-------|---|
| | the same instruction that turns on the A/D. |

8.5 Use of the CCP Trigger

An A/D conversion can be started by the "Special Event Trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "Special Event Trigger" sets the GO/ DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "Special Event Trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|---------|--------|----------|-------------|-------|---------|-------------------------------|---------|--------|--------|-------------------------|---------------------------|
| 05h | PORTA | | _ | (1) | RA4 | RA3 | RA2 | RA1 | RA0 | xx xxxx | xu uuuu |
| 0Bh,8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | ADIF | _ | — | — | CCP1IF | TMR2IF | TMR1IF | -0000 | -0000 |
| 1Eh | ADRES | A/D Resu | ult Registe | er | | | | | | xxxx xxxx | uuuu uuuu |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 00-0 | 0000 00-0 |
| 85h | TRISA | _ | _ | (1) | PORTA I | PORTA Data Direction Register | | | | | 1 1111 |
| 8Ch | PIE1 | _ | ADIE | _ | — | — | CCP1IE | TMR2IE | TMR1IE | -0000 | -0 0000 |
| 9Fh | ADCON1 | | _ | _ | _ | _ | PCFG2 | PCFG1 | PCFG0 | 000 | 000 |

TABLE 8-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used for A/D conversion. **Note 1:** Reserved bits: Do Not Use.

DS41106C-page 50

FIGURE 9-1: CONFIGURATION WORD

| CPT CP0 CP1 CP0 P BODEN CP1 CP0 P BODEN CP1 CP0 POSC1 FOSC0 Address2007h bit13 bit13 bit0 bit0 bit0 bit0 Address2007h bit13-8, 5-4: CP1:CP0: Code Protection bits (2) Code Protection for 2K Program memory (PIC16C716) bit0 Address2007h 11 = Programming code protection off 10 = 0400h-07FFh code protected 00 = 0000h-07FFh code protected 00 = 0000h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected 00 = 0000h-07FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 000h-03FFh code-protected 00 = 000h-03FFh code-protected 02 = BOR disabled 0 = BOR disabled 0 = BOR disabled 0 = BOR disabled 0 = PWRT disabled 0 = PWRT disabled 0 = PWRT disabled 0 = PWRT disabled 0 = WDT disabled 0 = WDT disabled 0 = HS oscillator 0 = HS oscillator 0 = HS oscillator 0 = LP oscillator 0 = LP oscillator <t< th=""><th></th><th>i</th><th></th><th>•</th><th>•</th><th>•</th><th>1</th><th></th><th>ī</th><th></th><th></th><th></th><th></th><th></th><th></th></t<> | | i | | • | • | • | 1 | | ī | | | | | | |
|--|--------|--|------|---------|----------|---------|---------|-------------|--------|---------|------------|-----------|-----------|-------------|------------------------|
| bit 3 bit 3 bit 3 bit 3 bit 4 bit 3 | CP1 | CPO | CP1 | CP0 | CP1 | CP0 | — | BODEN | CP1 | CP0 | PWRTE | WDTE | FOSC1 | FOSC0 | |
| Code Protection for 2K Program memory (PIC16C716) 11 = Programming code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 01 = 0200h-03FFh code-protected 02 = 00R disabled 0 = BOR disabled 0 = BOR disabled 0 = BOR disabled 0 = WRT E: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = WDT enabled 0 = HO socillator 10 = HS oscillator 10 = HS oscillator 10 = HS oscillator 10 = LP oscillator 10 = LP oscillator 10 = LP oscillator | bit13 | | | | | | | | | | | | | bit0 | Address2007h |
| Code Protection for 2K Program memory (PIC16C716) 11 = Programming code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 01 = 0200h-03FFh code-protected 01 = 0200h-03FFh code-protected 02 = 00R disabled 0 = BOR disabled 0 = BOR disabled 0 = BOR disabled 0 = WRT E: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = WDT enabled 0 = HO socillator 10 = HS oscillator 10 = HS oscillator 10 = HS oscillator 10 = LP oscillator 10 = LP oscillator 10 = LP oscillator | bit 1 | hit 13-8 5-4: CP1:CP0: Code Protection hits ⁽²⁾ | | | | | | | | | | | | | |
| <pre>11 = Programming code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 10 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 000h-03FFh code-protected 00 = 00PWRTE: Power-up Timer Enable bit (1) 1 = PWRTE: Power-up Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HX oscillator 10 = HX oscillator 10 = LP oscillator 00 = LP</pre> | DIT I | | | | | | | | | | | | | | |
| 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 10 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = PWRT disabled 0 = PWRT disabled 0 = WDT disabled 0 = WDT enabled 0 = WDT disabled 0 = HS oscillator 0 = LP oscillator | | a i i i | | | | | | | | | | | | | |
| 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 10 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT disabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 01 = XT oscillator 04 = Ko scillator 05 = LP oscillator 06 = LP oscillator 07 = LP oscillator 08 = LP oscillator 09 = LP oscillator 00 = LP oscillator | | | | | | | | | | | | | | | |
| 00 = 0000h-07FFh code protected bit 13-8, 5-4: Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 01 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = BOR disabled 0 = PWRT E: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled 0 = WDT disabled 0 = HS oscillator 0 = LP oscillator 0 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | | | | | | | | | | | | | |
| Code Protection for 1K Program memory bits (PIC16C712) 11 = Programming code protection off 01 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled 0 = WDT disabled 0 = WDT anabled 0 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 11 = RC oscillator 01 = XT oscillator 02 = LP oscillator 03 = LP oscillator 04 = LP oscillator 05 = LP oscillator 06 = LP oscillator 07 = KT oscillator 08 = Note 1: Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | | | | | • | | | | | | | | |
| 11 = Programming code protection off 10 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 0 = LP oscillator 00 = LP oscillator 0 = LP oscillator 00 = LP oscillator 0 = LP oscillator 00 = LP oscillator 0 = LP oscillator 01 = XT oscillator 0 = LP oscillator 00 = LP oscillator 0 = LP oscillator 00 = LP oscillator 0 = LP oscillator 01 = KT oscillator 0 = LP oscillator 01 = KT oscillator 0 = LP oscillator 02 = LP oscillator 0 = LP oscillator | bit 1 | 3-8, 5 | -4: | | | | | | | | | | | | |
| 10 = Programming code protection off 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled 0 = PWRT enabled 0 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator 01 = XT oscillator 02 = LP oscillator 03 = LP oscillator 04 = LP oscillator 05 = LP oscillator 05 = LP oscillator 06 = LP oscillator 07 = LP oscillator 08 = LP oscillator 09 = LP oscillator 09 = LP oscillator 00 = LP oscillator 00 = LP oscillator 01 = LP oscillator 02 = LP oscillator 03 = | | | Coc | le Prot | tection | for 1k | (Prog | ram mem | ory bi | ts (PIC | C16C712) | | | | |
| 01 = 0200h-03FFh code-protected 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 00 = LP oscillator 01 = State aster aster | | | 11: | = Prog | rammi | ing co | de pro | tection of | f | | | | | | |
| 00 = 0000h-03FFh code-protected bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled 0 = PWRT enabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 00 = LP oscillator 00 = LP oscillator 01 = XT oscillator USUB BROWN-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | | | | | | | f | | | | | | |
| bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = Roscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator | | | | | | | | | | | | | | | |
| bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1: FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 00 : | = 0000 |)h-03F | Fh co | de-pro | tected | | | | | | | |
| bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1: FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | L 11 - | | | | | | | | | | | | | | |
| 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 00 = LP oscillator 01 = XT oscillator 02 = LP oscillator 03 = LP oscillator 04 = LP oscillator 05 = LP oscillator 06 = LP oscillator 07 = LP oscillator 08 = LP oscillator 09 = LP oscillator 09 = LP oscillator 00 = LP oscillator 00 = LP oscillator 01 = XT oscillator 02 = LP oscillator 03 = LP oscillator 04 = LP oscillator 05 = LP oscillator 06 = LP oscillator 07 = LP oscillator 08 = LP oscillator 09 = LP oscillator 09 = LP oscillator 00 = LP oscillator 00 = LP oscillator 01 = LP oscillator 02 = LP oscillator 03 = LP oscillat | | - | | | | | | | (1) | | | | | | |
| bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ bit 2: WDTE: Watchdog Timer Enable bit bit 2: WDTE: Watchdog Timer Enable bit bit 1 = WDT enabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits bit 1 = RC oscillator bit 10 = HS oscillator c) = LP oscillator <lic) =="" li="" lp="" oscillator<=""> c)</lic)> | DILC |). | - | | | | eset E | | • • | | | | | | |
| bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit WDT enabled WDT enabled WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits RC oscillator HS oscillator HS oscillator Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | - | | | - | | | | | | | | | |
| 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | hit 3 | | - | | | | ner Fr | hable hit (| 1) | | | | | | |
| bit 2: WDTE: Watchdog Timer Enable bit bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | | | | • | | | | | | | | | |
| bit 2: WDTE: Watchdog Timer Enable bit = WDT enabled = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits = RC oscillator = HS oscillator = HS oscillator = XT oscillator = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | | | | | | | | | | | | | |
| 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | bit 2 | | | | | | er Ena | able bit | | | | | | | |
| bit 1-0: FOSC1:FOSC0: Oscillator Selection bits RC oscillator HS oscillator HS oscillator XT oscillator Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. | | | | | | 0 | | | | | | | | | |
| 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 0 = | WDT | disable | ed | | | | | | | | | |
| 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | bit 1 | -0: | FOS | SC1:F | OSC0 | : Oscil | lator S | Selection b | oits | | | | | | |
| 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 11: | = RC c | oscillat | or | | | | | | | | | |
| 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 10: | = HS c | oscillat | or | | | | | | | | | |
| Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 01: | = XT o | scillate | or | | | | | | | | | |
| Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | | | 00 : | = LP o | scillato | or | | | | | | | | | |
| Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. | Nete | . 1. | Ench | na Dra | | t Door | | motion | onabl | | | mor (D\A/ | | dloop of th | |
| | NOTE | ; 1: | | - | | | | | | | • | • | , - | uless of th | ie value of bit PWRIE. |
| | | ე . | | | | | | | | | | | | otection or | chama listed |
| | | 2. | | ILE OF | 1.0F0 | pairs | nave | to be give | | Saille | value lu e | | e coue pr | | |

9.9 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON has two bits.

Bit 0 is Brown-out Reset Status bit, $\overline{\text{BOR}}$. If the BODEN Configuration bit is set, $\overline{\text{BOR}}$ is '1' on Power-on Reset. If the BODEN Configuration bit is clear, $\overline{\text{BOR}}$ is unknown on Power-on Reset. The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BODEN Configuration bit is clear). BOR must then be set by the user and checked on subsequent Resets to see if it is clear, indicating a brown-out has occurred.

Bit 1 is $\overrightarrow{\text{POR}}$ (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 9-3:TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Power | -up | Brown-out | Wake-up from | |
|--------------------------|--------------------|----------|------------------|--------------|--|
| Oscillator Configuration | PWRTE = 0PWRTE = 1 | | Brown-out | Sleep | |
| XT, HS, LP | 72 ms + 1024Tosc | 1024Tosc | 72 ms + 1024Tosc | 1024Tosc | |
| RC | 72 ms | _ | 72 ms | — | |

TABLE 9-4: STATUS BITS AND THEIR SIGNIFICANCE

| POR | BOR | TO | PD | |
|-----|-----|----|----|---|
| 0 | x | 1 | 1 | Power-on Reset |
| 0 | x | 0 | x | Illegal, TO is set on POR |
| 0 | x | x | 0 | Illegal, PD is set on POR |
| 1 | 0 | 1 | 1 | Brown-out Reset |
| 1 | 1 | 0 | 1 | WDT Reset |
| 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | u | u | MCLR Reset during normal operation |
| 1 | 1 | 1 | 0 | MCLR Reset during Sleep or interrupt wake-up from Sleep |

TABLE 9-5: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register | | |
|------------------------------------|-----------------------|--------------------|------------------|--|--|
| Power-on Reset | 000h | 0001 1xxx | 0x | | |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu | | |
| MCLR Reset during Sleep | 000h | 0001 Ouuu | uu | | |
| WDT Reset | 000h | 0000 luuu | uu | | |
| WDT Wake-up | PC + 1 | uuu0 Ouuu | uu | | |
| Brown-out Reset | 000h | 0001 luuu | u0 | | |
| Interrupt wake-up from Sleep | PC + 1 ⁽¹⁾ | uuul Ouuu | uu | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

WAKE-UP USING INTERRUPTS 9.13.2


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

· If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the \overline{TO} bit will not be set and \overline{PD} bits will not be cleared.

• If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the \overline{PD} bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a **SLEEP** instruction.



4:

CLKOUT is not available in these osc modes, but shown here for timing reference.

9.14 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip | does | not | recommend | code | | | | | |
|-------|------------------------------|------|-----|-----------|------|--|--|--|--|--|
| | protecting windowed devices. | | | | | | | | | |

ID Locations 9.15

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

11.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PIC MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

11.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

PIC16C712/716







FIGURE 12-2: PIC16LC712/716 VOLTAGE-FREQUENCY GRAPH, 0°C < TA < +70°C




12.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 12-1 apply to all timing specifications, unless otherwise noted. Figure 12-3 specifies the load conditions for the timing specifications.

TABLE 12-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|--|---|-----------|------------------|----------|--------------------------------------|--|--|--|
| | Operating temperature | 0°C | \leq Ta \leq | +70°C | for commercial | | | |
| | | -40°C | \leq Ta \leq | +85°C | for industrial | | | |
| | | -40°C | \leq Ta \leq | +125°C | for extended | | | |
| AC CHARACTERISTICS | Operating voltage VDD range as described in DC spec Section 12.1 "DC Characteristics: | | | | | | | |
| PIC16C712/716-04 (Commercial, Industrial, Extended) PIC16C712/716-20 | | | | | | | | |
| | Industrial, Extended)" an | d Section | on 12.2 ' | 'DC Char | acteristics: PIC16LC712/716-04 (Com- | | | |
| | mercial, Industrial)". | | | | | | | |
| | LC parts operate for comm | ercial/in | dustrial t | emp's on | ly. | | | |

FIGURE 12-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



12.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
|--------------|-------|----------------------------------|------|------|--------|-------|---------------------|
| 1A | Fosc | External CLKIN Frequency | | _ | 4 | MHz | RC and XT osc modes |
| | | (Note 1) | DC | — | 4 | MHz | HS osc mode (-04) |
| | | | DC | — | 20 | MHz | HS osc mode (-20) |
| | | | DC | — | 200 | kHz | LP osc mode |
| | | Oscillator Frequency | DC | _ | 4 | MHz | RC osc mode |
| | | (Note 1) | 0.1 | — | 4 | MHz | XT osc mode |
| | | | 4 | — | 20 | MHz | HS osc mode |
| | | | 5 | — | 200 | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period | 250 | _ | _ | ns | RC and XT osc modes |
| | | (Note 1) | 250 | — | — | ns | HS osc mode (-04) |
| | | | 50 | — | — | ns | HS osc mode (-20) |
| | | | 5 | — | — | μs | LP osc mode |
| | | Oscillator Period | 250 | _ | _ | ns | RC osc mode |
| | | (Note 1) | 250 | — | 10,000 | ns | XT osc mode |
| | | | 250 | — | 250 | ns | HS osc mode (-04) |
| | | | 50 | — | 250 | ns | HS osc mode (-20) |
| | | | 5 | _ | _ | μS | LP osc mode |
| 2 | Тсү | Instruction Cycle Time (Note 1) | 200 | | DC | ns | Tcy = 4/Fosc |
| 3* | TosL, | External Clock in (OSC1) High or | 100 | _ | - | ns | XT oscillator |
| | TosH | Low Time | 2.5 | — | — | μS | LP oscillator |
| | | | 15 | | | ns | HS oscillator |
| 4* | TosR, | External Clock in (OSC1) Rise or | _ | _ | 25 | ns | XT oscillator |
| | TosF | Fall Time | — | — | 50 | ns | LP oscillator |
| | | | — | — | 15 | ns | HS oscillator |

These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

20-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | Units | | | | MILLIMETERS | | |
|---------------------------|-------|------|------|------|-------------|--------|--------|
| Dimensio | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 20 | | | 20 | |
| Pitch | р | | .026 | | | 0.65 | |
| Overall Height | А | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 |
| Standoff § | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Overall Width | Е | .299 | .309 | .322 | 7.59 | 7.85 | 8.18 |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 |
| Overall Length | D | .278 | .284 | .289 | 7.06 | 7.20 | 7.34 |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 |
| Lead Thickness | С | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Foot Angle | ¢ | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 |
| Lead Width | В | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 |
| Mold Draft Angle Top | | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom β | | 0 | 5 | 10 | 0 | 5 | 10 |
| * Controlling Decomptor | | | | | | | |

A1

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072