



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c716-20e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. **Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-6: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x					
GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	R	= Readable bit			
bit7	·						bit0	W U -n	 Writable bit Unimplemented bit, read as '0' Value at POR Reset 			
bit 7:	GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts											
bit 6:	PEIE : Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts											
bit 5:	TOIE : TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt											
bit 4:	IINTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt											
bit 3:	RBIE : RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt											
bit 2:	TOIF : TMI 1 = TMRC 0 = TMRC	R0 Overflo) register l) register o	ow Interrup has overflo did not ove	ot Flag bit owed (mus erflow	t be cleare	d in softwa	are)					
bit 1:	INTF : RB 1 = The R 0 = The R	0/INT Exte RB0/INT e RB0/INT e	ernal Inter xternal inte xternal inte	rupt Flag b errupt occu errupt did i	bit urred (must not occur	be cleare	d in softwa	re)				
bit 0:	RBIF : RB 1 = At lea 0 = None	Port Cha ist one of of the RB	nge Interr the RB7:R 7:RB4 pin	upt Flag bi B4 pins ch s have ch	t nanged stat anged state	e (must be	e cleared in	sof	tware)			

FIGURE 3-5: BLOCK DIAGRAM OF RB2/T10SI PIN



FIGURE 3-6: BLOCK DIAGRAM OF RB3/CCP1 PIN



5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- · Readable and writable (Both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module trigger

Timer1 has a control register, shown in Figure 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- · As a timer
- · As a synchronous counter
- · As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB2/T1OSI and RB1/T1OSO/T1CKI pins become inputs. That is, the TRISB<2:1> value is ignored.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (see Section 7.0 "Capture/Compare/PWM (CCP) Module(s)").

FIGURE 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)



TMR1 Module Mode	Clock Source	Control Bits	TMR1 Module Operation	PORTB<2:1> Operation	
Off	N/A	T1CON =xx 0x00	Off	PORTB<2:1> function as normal I/O	
Timer	Fosc/4	T1CON =xx 0x01	TMR1 module uses the main oscillator as clock source. TMR1ON can turn on or turn off Timer1.	PORTB<2:1> function as normal I/O	
Counter	External circuit	T1CON =xx 0x11 TR1SCCP =x-1	TMR1 module uses the external signal on the RB1/T1OSO/ T1CKI pin as a clock source. TMR1ON can turn on or turn off Timer1. DT1CK can read the signal on the RB1/T1OSO/ T1CKI pin.	PORTB<2> functions as normal I/O. PORTB<1> always reads '0' when configured as input. If PORTB<1> is configured as out- put, reading PORTB<1> will read the data latch. Writing to PORTB<1> will always store the	
	Firmware	T1CON =xx 0x11 TR1SCCP =x-0	DATACCP<0> bit drives RB1/ T1OSO/T1CKI and produces the TMR1 clock source. TMR1ON can turn on or turn off Timer1. The DATACCP<0> bit, DT1CK, can read and write to the RB1/T1OSO/T1CKI pin.	result in the data latch, but not to the RB1/T1OSO/T1CKI pin. If the TMR1CS bit is cleared (TMR1 reverts to the timer mode), then pin PORTB<1> will be driven with the value in the data latch.	
	Timer1 oscillator	T1CON =xx 1x11	RB1/T1OSO/T1CKI and RB2/ T1OSI are configured as a 2 pin crystal oscillator. RB1/T1OSI/ T1CKI is the clock input for TMR1. TMR1ON can turn on or turn off Timer1. DATACCP<1> bit, DT1CK, always reads '0' as input and can not write to the RB1/T1OSO/T1CK1 pin.	PORTB<2:1> always read '0' when configured as inputs. If PORTB<2:1> are configured as outputs, reading PORTB<2:1> will read the data latches. Writ- ing to PORTB<2:1> will always store the result in the data latches, but not to the RB2/ T1OSI and RB1/T1OSO/T1CKI pins. If the TMR1CS and T1OSCEN bits are cleared (TMR1 reverts to the timer mode and TMR1 oscillator is disabled), then pin PORTB<2:1> will be driven with the value in the data latches.	

TABLE 5-1: TMR1 MODULE AND PORTB OPERATION

7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

FIGURE 7-3:

CAPTURE MODE OPERATION BLOCK DIAGRAM



7.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCP output must be disabled by setting the TRISCCP<2> bit.

Note: If the RB3/CCP1 is configured as an output by clearing the TRISCCP<2> bit, a write to the DCCP bit can cause a capture condition.

7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is either:

- driven High
- driven Low
- remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 7-4: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as the CCP output by clearing the TRISCCP<2> bit.

Note:	Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to
	the default low level. This is neither the
	PORTB I/O data latch nor the DATACCP
	latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The Special Event Trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The Special Event Trigger output of CCP1 also starts an A/D conversion (if the A/D module is enabled).

Note: The Special Event Trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 7-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
07h	DATACCP			—	—	—	DCCP	_	DT1CK	XXXX XXXX	xxxx xuxu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 0002	0000 000u
0Ch	PIR1		ADIF	—	—	—	CCP1IF	TMR2IF	TMR1IF	-0000	-0000
0Eh	TMR1L	Holding	Registe	r for the Lea	ast Significa	ant Byte of th	ne 16-bit Tl	MR1 Regis	ter	XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding	Registe	r for the Mo	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	er	XXXX XXXX	uuuu uuuu
10h	T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture	/Compa	re/PWM Re	gister 1 (LS	SB)				XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture	/Compa	re/PWM Re	gister 1 (MS	SB)				XXXX XXXX	uuuu uuuu
17h	CCP1CON			DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
87h	TRISCCP			—	—	—	TCCP	_	TT1CK	xxxx x1x1	xxxx x1x1
8Ch	PIE1		ADIE	—	—	—	CCP1IE	TMR2IE	TMR1IE	-0000	-0000

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

7.4 CCP1 Module and PORTB Operation

When the CCP module is disabled, PORTB<3> operates as a normal I/O pin. When the CCP module is enabled, PORTB<3> operation is affected. Multiplexing details of the CCP1 module are shown on PORTB<3>, refer to Figure 3.6.

Table 7-5 below shows the effects of the CCP module operation on PORTB<3>

CCP1 Module Mode	Control Bits	CCP1 Module Operation	PORTB<3> Operation
Off	CCP1CON =xx 0000	Off	PORTB<3> functions as normal I/O.
Capture	CCP1CON =xx 01xx TRISCCP =1-x	The CCP1 module will capture an event on the RB3/CCP1 pin which is driven by an external circuit. The DCCP bit can read the signal on the RB3/CCP1 pin.	PORTB<3> always reads '0' when configured as input. If PORTB<3> is configured as output, reading PORTB<3> will read the data latch.
	CCP1CON =xx 01xx TRISCCP =0-x	The CCP1 module will capture an event on the RB3/CCP1 pin which is driven by the DCCP bit. The DCCP bit can read the signal on the RB3/CCP1 pin.	Writing to PORTB<3> will always store the result in the data latch, but it does not drive the RB3/CCP1 pin.
Compare	CCP1CON =xx 10xx TRISCCP =0-x	The CCP1 module produces an output on the RB3/CCP1 pin when a compare event occurs. The DCCP bit can read the signal on the RB3/CCP1 pin.	
PWM	CCP1CON =xx 11xx TRISCCP =0-x	The CCP1 module produces the PWM signal on the RB3/CCP1 pin. The DCCP bit can read the signal on the RB3/CCP1 pin.	

TABLE 7-5: CCP1 MODULE AND PORTB OPERATION

8.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the Charge Holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 8-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PIC[®] Mid-Range Reference Manual, (DS33023). This equation calculates the acquisition time to within 1/2 LSb error (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

FIGURE 8-4: ANALOG INPUT MODEL



9.0 SPECIAL FEATURES OF THE CPU

The PIC16C712/716 devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These are:

- OSC Selection
- Reset:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code protection
- ID locations
- In-Circuit Serial Programming[™] (ICSP[™])

These devices have a Watchdog Timer, which can be shut off only through Configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only and is designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of Configuration bits are used to select various options.

Additional information on special features is available in the $PIC^{\mbox{\tiny B}}$ Mid-Range Reference Manual, (DS33023).

9.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFFh), which can be accessed only during programming.







EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



$$\frac{R1}{R1 + R2} = 0$$

- 2: Internal Brown-out Reset should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 9-10: EXTERNAL BROWN-OUT **PROTECTION CIRCUIT 3**



Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active Reset pins. There are 7 different trip point selections to accommodate 5V and 3V systems

9.8 **Time-out Sequence**

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 9-11, Figure 9-12, and Figure 9-13 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 9-13). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 9-5 shows the Reset conditions for some Special Function Registers, while Table 9-6 shows the Reset conditions for all the registers.

9.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep, if bit INTE was set prior to going into Sleep. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 9.13** "**Power-down Mode** (**Sleep**)" for details on Sleep mode.

9.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0 "Timer0 Module")

9.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2 "PORTB and the TRISB Register")

9.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

Example 9-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the Interrupt Service Routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

MOVWF	W_TEMP	;Copy W to TEMP register, could be bank one or zero
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEMP	;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
BCF	STATUS, IRP	;Return to Bank 0
MOVF	FSR, W	;Copy FSR to W
MOVWF	FSR_TEMP	;Copy FSR from W to FSR_TEMP
:		
:(ISR)		
:		
MOVF	PCLATH_TEMP, W	Restore PCLATH
MOVWF	PCLATH	;Move W into PCLATH
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

EXAMPLE 9-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

9.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details on serial programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide, (DS30277).

10.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXXX instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit
Z	Zero bit
DC	Digit Carry bit
С	Carry bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the general formats that the instructions can have.

Note:	To maintain upward compatibility with
	future PIC16CXXX products, do not use
	the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file regis	ster op	perations								
13 8	7	6	0							
OPCODE	d	f (FILE #)								
d = 0 for destination W d = 1 for destination f f = 7-bit file register address										
Bit-oriented file register operations										
OPCODE	b (Bl	T #) f (FILE #)								
 f = 7-bit file register address Literal and control operations 										
13	8	7	0							
OPCODE		k (literal)								
k = 8-bit immediate value										
CALL and GOTO instructions only										
13 11 10			0							
OPCODE		k (literal)								
k = 11-bit immed	iate va	alue								

A description of each instruction is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

TABLE 10-2: PIC16CXXX INSTRUCTION SET

Mnemonic,		Description			14-Bit	Opcode	•	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		•					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		•					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

12.1 DC Characteristics: PIC16C712/716-04 (Commercial, Industrial, Extended) PIC16C712/716-20 (Commercial, Industrial, Extended)

			Standard	d Operat	ting Co	nditions	(unless otherwise stated)
DC CHA	RACTER	ISTICS	Operating	g tempe	rature	0°	$C \leq TA \leq +70^{\circ}C$ for commercial
						-40°	$C \leq IA \leq +85^{\circ}C$ for industrial
						-40	
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
D001	Vdd	Supply Voltage	4.0	—	5.5	V	XT, RC and LP osc mode
D001A			4.5	_	5.5	V	HS osc mode
			VBOR*	—	5.5	V	BOR enabled ⁽⁷⁾
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5	_	V	
D003	VPOR	VDD Start Voltage to ensure inter- nal Power-on Reset signal	—	Vss	—	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to ensure internal	0.05	—	_	V/ms	PWRT enabled (PWRTE bit clear)
D004A*		Power-on Reset signal	TBD		—		PWRT disabled (PWRTE bit set)
							See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	_	4.35	V	BODEN bit set
D010	Idd	Supply Current ^(2,5)	_	0.8	2.5	mA	Fosc = 4 MHz, VDD = 4.0V
D013			—	4.0	8.0	mA	Fosc = 20 MHz, VDD = 4.0V
D020	IPD	Power-down Current ^(3,5)		10.5	42	μΑ	VDD = 4.0V, WDT enabled,-40°C to +85°C
			—	1.5	16	μA	VDD = $4.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$
D021			—	1.5	19	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C
D021B			—	2.5	19	μA	VDD = 4.0V, WDT disabled,-40°C to +125°C
		Module Differential Current ⁽⁶⁾					
D022*	∆IWDT	Watchdog Timer	_	6.0	20	μA	WDTE bit set, VDD = 4.0V
D022A*	ΔIBOR	Brown-out Reset	—	TBD	200	μA	BODEN bit set, VDD = 5.0V
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	KHz	All temperatures
		RC Oscillator Operating Frequency	0	_	4	MHz	All temperatures
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.

4: For RC Osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.

12.4 AC (Timing) Characteristics

12.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1.	TppS2ppS
----	----------

2. TppS

Т			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:	•	
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance





TABLE 12-8: A/D CONVERSION REQUIREMENTS

Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
130	TAD	A/D clock period	Standard	1.6		_	μs	Tosc based, VREF ≥ 3.0V
			Extended (LC)	2.0	—	—	μS	Tosc based, VREF full range
			Standard	2.0	4.0	6.0	μs	A/D RC Mode
			Extended (LC)	3.0	6.0	9.0	μS	A/D RC Mode
131	TCNV	Conversion time (not inc (Note 1)	cluding S/H time)	11	_	11	TAD	
132	TACQ	Acquisition time		(Note 2)	20	—	μS	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	Æ sample time	1.5 §	—	—	TAD	

: * These parameters are characterized but not tested.

: † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

: § This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 9.1 "Configuration Bits" for min. conditions.

13.0 PACKAGING INFORMATION

13.1 Package Marking Information

18-Lead PDIP



18-Lead CERDIP Windowed



18-Lead SOIC (.300")



20-Lead SSOP





Example



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

NOTES:

Interrupt Sources	1
A/D Conversion Complete 47	7
Block Diagram61	1
Capture Complete (CCP)40	С
Compare Complete (CCP) 41	1
Interrupt-on-Change (RB7:RB4) 24	4
RB0/INT Pin, External	2
TMR0 Overflow	2
TMR1 Overflow	4
TMR2 to PR2 Match	7
TMR2 to PR2 Match (PWM) 36, 42	2
Interrupts, Context Saving During	2
Interrupts, Enable Bits	
A/D Converter Enable (ADIE Bit) 16	6
CCP1 Enable (CCP1IE Bit) 16, 40	0
Global Interrupt Enable (GIE Bit) 15, 61	1
Interrupt-on-Change (RB7:RB4) Enable	
(RBIE Bit) 15, 62	2
Peripheral Interrupt Enable (PEIE Bit) 15	5
RB0/INT Enable (INTE Bit) 15	5
TMR0 Overflow Enable (T0IE Bit) 15	5
TMR1 Overflow Enable (TMR1IE Bit)16	6
TMR2 to PR2 Match Enable (TMR2IE Bit) 16	6
Interrupts, Flag Bits	
A/D Converter Flag (ADIF Bit) 17, 47	7
CCP1 Flag (CCP1IF Bit) 17, 40, 41	1
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit) 15, 24, 62	2
RB0/INT Flag (INTF Bit) 15	5
TMR0 Overflow Flag (T0IF Bit) 15, 62	2
TMR1 Overflow Flag (TMR1IF Bit) 17	7
TMR2 to PR2 Match Flag (TMR2IF Bit) 17	7

Μ

0

OPCODE Field Descriptions	67
OPTION_REG Register	12, 14
INTEDG Bit	14
PS2:PS0 Bits	14, 29
PSA Bit	14, 29
RBPU Bit	14
T0CS Bit	14, 29
T0SE Bit	14, 29
Oscillator Configuration	51, 53
HS	53, 58
LP	53, 58
RC	53, 54, 58
Selection (FOSC1:FOSC0 Bits)	52

Oscillator, Timer1 31, 34
Oscillator, WDT 63
P
F
Packaging 89
Details
Paging, Program Memory
PCO <u>N Reg</u> ister 18, 58
BOR Bit 18
POR Bit 18
PICSTART Plus Development Programmer 72
PIE1 Register 12, 16
ADIE Bit 16
CCP1IE Bit 16
TMR1IE Bit 16
TMR2IE Bit 16
Pin Functions
MCLR/VPP
RA0/AN0
BA1/AN1
RA2/AN2 6
RA3/AN3/VREE 6
R 44/TOCKI 6
RRA, TOORI
RD0/INT
ז רפס
KDJ
KD4
KB5
RB6
RB7
VDD /
Vss
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20 PORTA 20
Vss
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20 PORTA 1nitialization 21 PORTA Register 11, 21
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20 PORTA 1nitialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20 PORTA 1nitialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 Pointer, FSR 20 POR See Power-on Reset 20 PORTA 11, 21 Initialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 PORTA 20 PORTA 11, 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB 12, 21
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR See Power-on Reset 20 PORTA 11, 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T10S0/T1CKI Pin 24
Vss 7 Pinout Descriptions 7 PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR See Power-on Reset 20 PORTA 11, 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T1OSO/T1CKI Pin 24 Block Diagram of RB2/T10SI Pin 25
Vss 7 Pinout Descriptions PIC16C712/716 Pinout Description 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset PORTA Initialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T1OSO/T1CKI Pin 24 Block Diagram of RB2/T10SI Pin 25 Block Diagram of RB2/CCP1 Pin 25
Vss 7 Pinout Descriptions 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 PORter 20 POR. See Power-on Reset 20 PORTA 11, 21 PORTA Register 11, 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T10S0/T1CKI Pin 24 Block Diagram of RB3/CCP1 Pin 25 Block Diagram of RB3/CCP1 Pin 25 Initialization 25 Initialization 25 PORTB 26 PORTB 27 PORTB 26 Color Diagram of RB3/CCP1 Pin 25 Initialization 23
Vss7Pinout Descriptions7PIC16C712/716 Pinout Description6PIR1 Register11, 17ADIF Bit17CCP1IF Bit17TMR1IF Bit17TMR2IF Bit17Pointer, FSR20POR. See Power-on ResetPORTA11, 21PORTA Register11, 21RA4/T0CKI Pin22TRISA Register12, 21PORTBBlock Diagram of RB1/T1OSO/T1CKI Pin24Block Diagram of RB3/CCP1 Pin25Block Diagram of RB3/CCP1 Pin25Initialization23PORTB Register11, 23
Vss
Vss 7 Pinout Descriptions 6 PIR1 Register 11, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset 20 PORTA 11, 21 PA3:RA0 Port Pins 21 PORTA Register 11, 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T10S0/T1CKI Pin 24 Block Diagram of RB3/CCP1 Pin 25 Block Diagram of RB3/CCP1 Pin 25 PORTB Register 11, 23 PORTB Register 11, 24
Vss
Vss 7 Pinout Descriptions PIC16C712/716 Pinout Description 6 PIR1 Register 111, 17 ADIF Bit 17 CCP1IF Bit. 17 TMR1IF Bit. 17 TMR2IF Bit 20 POR. See Power-on Reset PORTA Initialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T1OSO/T1CKI Pin 24 Block Diagram of RB2/T10SI Pin 25 Block Diagram of RB3/CCP1 Pin 25 Initialization 23 PORTB Register 11, 23 PORTB Register 11, 23 PORTB Register 11, 23 PORTB Register 23 PORTB Register 23 PORTB Register 23 PORTB Register 23 PORTB Register 23 PORTB Register 24 Block Diagram of RB2/T10SI Pin 25 Initialization 23 PORTB Register 24 Block Diagram of RB3/CCP1 Pin 25 Initialization 23 PORTB Register 24 RB3:RB0 Port Pins 23 RB7:RB4 Interrupt-on-Change Enable (RBIE Bit) 15, 62 RB7:RB4 Interrupt-on-Change Enable
Vss 7 Pinout Descriptions PIC16C712/716 Pinout Description 6 PIR1 Register 111, 17 ADIF Bit 17 CCP1IF Bit 17 TMR1IF Bit 17 TMR2IF Bit 17 Pointer, FSR 20 POR. See Power-on Reset PORTA Initialization 21 PORTA Register 11, 21 RA3:RA0 Port Pins 21 RA4/T0CKI Pin 22 TRISA Register 12, 21 PORTB Block Diagram of RB1/T1OSO/T1CKI Pin 24 Block Diagram of RB1/T1OSO/T1CKI Pin 25 Initialization 23 PORTB Register 11, 23 PORTB Register 23 RB7:RB4 Interrupt-on-Change Enable (RBIE Bit) 15, 62 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 15, 24, 62 BB1 PORT PINS
Vss7Pinout Descriptions9IC16C712/716 Pinout Description6PIR1 Register11, 17ADIF Bit17CCP1IF Bit17TMR1IF Bit17TMR2IF Bit17Pointer, FSR20POR. See Power-on Reset20PORTA11, 21PORTA Register11, 21RA3:RA0 Port Pins21PORTB21Block Diagram of RB1/T1OSO/T1CKI Pin24Block Diagram of RB2/T10SI Pin25Block Diagram of RB3/CCP1 Pin25Initialization23PORTB Register11, 23PUI-up Enable (RBPU Bit)14RB0/INT Edge Select (INTEDG Bit)14RB0/INT Pin, External62RB3:RB0 Port Pins23RB7:RB4 Interrupt-on-Change Enable (RBIE Bit) 15, 62RB7:RB4 Port Pins15, 24, 62RB7:RB4 Port Pins15, 24, 62RB7:RB4 Port Pins26TDES15, 24, 62RB7:RB4 Port Pins15, 24, 62RB7: