



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc712-04-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	I/O Ports	21
4.0	Timer0 Module	29
5.0	Timer1 Module	31
6.0	Timer2 Module	36
7.0	Capture/Compare/PWM (CCP) Module(s)	39
8.0	Analog-to-Digital Converter (A/D) Module	45
9.0	Special Features of the CPU	51
10.0	Instruction Set Summary	67
11.0	Development Support	69
12.0	Electrical Characteristics	73
13.0	Packaging Information	89
Revis	ion History	95
Conv	ersion Considerations	95
Migra	tion from Base-line to Mid-Range Devices	95
Index		97
On-Li	ne Support1	01
Read	er Response 1	02
PIC16	SC712/716 Product Identification System 1	03

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Pin	PIC16C712/716		Pin	Buffer	
Name	DIP, SOIC	SSOP	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT RB0 INT	6	7	I/O I	TTL ST	Digital I/O External Interrupt
RB1/T1OSO/T1CKI RB1	7	8			
T10SO			I/O O	TTL	Digital I/O Timer1 oscillator output. Connects to
IICKI			I	ST	crystal in oscillator mode. Timer1 external clock input.
RB2/T1OSI RB2 T1OSI	8	9	I/O I	TTL —	Digital I/O Timer1 oscillator input. Connects to crystal in oscillator mode.
RB3/CCP1 RB3 CCP1	9	10	I/O I/O	TTL ST	Digital I/O Capture1 input, Compare1 output, PWM1 output.
RB4	10	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB5	11	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB6	12	13	I/O	TTL	Digital I/O Interrupt on change pin.
RB7	13	14	I I/O	ST TTL	ICSP programming clock. Digital I/O
			I/O	ST	Interrupt on change pin. ICSP programming data.
Vss	5	5, 6	Р	—	Ground reference for logic and I/O pins.
Vdd	14	15, 16	Р	—	Positive supply for logic and I/O pins.

TABLE 1-1:	PIC16C712/716 PINOUT DESCRIPTION (C	CONTINUED)
		/011111020/

**Legend:** TTL = TTL-compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

OD = Open drain output

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

NPU = N-channel pull-up PU = Weak internal pull-up

No-P diode = No P-diode to VDD AN = Analog input or output

I = input O = output

P = Power L = LCD Driver

#### 2.2 **Data Memory Organization**

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1 <sup>(1)</sup>	RP0 (STATUS<6:5>)
= 00 $\rightarrow$	Bank 0
$= 01 \rightarrow$	Bank 1
= $10 \rightarrow$	Bank 2 (not implemented)
= 11 $\rightarrow$	Bank 3 (not implemented)
Note 1	<ul> <li>Maintain this bit clear to ensure upward compatibility with future products.</li> </ul>

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

#### GENERAL PURPOSE REGISTER 2.2.1 FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (see Section 2.5 "Indirect Addressing, INDF and FSR Registers").

IGURE 2-3:	REGISTER	FILE MAP
		••••••••

	F	lle	
۸	44	ro	~

F

File			File
Address			Address
00h	INDF <sup>(1)</sup>	INDF(")	80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	DATACCP	TRISCCP	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h			93h
14h			94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h		General	A0h
		Purpose	
	General	Registers	BFh
	Registers	52 Dytes	COb
	96 Bytes		Con
7Fh			FFh
	Bank 0	Bank 1	1
Un	implemented d	ata memory loc	ations,
read	<b>l as</b> '0'.		
NOTE 1: NO	ot a physical re	gister.	

# PIC16C712/716

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets (4)
INDF <sup>(1)</sup>	Addressing	this location	uses conten	ts of FSR to ac	ddress data r	memory (not	a physical re	gister)	0000 0000	0000 0000
OPTION_ REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PCL <sup>(1)</sup>	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
STATUS <sup>(1)</sup>	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	rr01 1xxx	rr0q quuu
FSR <sup>(1)</sup>	Indirect Dat	a Memory A	ddress Point	er					xxxx xxxx	uuuu uuuu
TRISA	—	—	_(7)	PORTA Data	Direction Re	gister			x1 1111	x1 1111
TRISB	PORTB Dat	ta Direction F	Register						1111 1111	1111 1111
TRISCCP	(7)	(7)	(7)	(7)	(7)	TCCP	(7)	TT1CK	xxxx x1x1	xxxx x1x1
—	Unimpleme	nted							-	-
PCLATH <sup>(1,2)</sup>	_	—	_	Write Buffer fo	or the upper	5 bits of the I	Program Cou	unter	0 0000	0 0000
INTCON <sup>(1)</sup>	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
PIE1	_	ADIE	—	-	—	CCP1IE	TMR2IE	TMR1IE	-0000	-0000
_	Unimpleme	nted							-	-
PCON	—	—	—	_	—	—	POR	BOR	dd	uu
—	Unimplemented –								-	
PR2	Timer2 Period Register 1111 1111								1111 1111	
_	Unimpleme	nted							-	-
ADCON1	_	—	—	-	—	PCFG2	PCFG1	PCFG0	000	000
	Name           INDF <sup>(1)</sup> OPTION_ REG           PCL <sup>(1)</sup> STATUS <sup>(1)</sup> FSR <sup>(1)</sup> TRISA           TRISCCP           PCLATH <sup>(1,2)</sup> INTCON <sup>(1)</sup> PIE1           PCON           PCON           PR2           ADCON1	NameBit 7INDF <sup>(1)</sup> AddressingOPTION- REGRBPUPCL( <sup>1)</sup> Program CoSTATUS <sup>(1)</sup> IRP <sup>(4)</sup> FSR <sup>(1)</sup> Indirect DatTRISAORTB DatTRISCCPORTB DatPCLATH <sup>(1,2)</sup> ORPCLATH <sup>(1,2)</sup> ORPCLATH <sup>(1,2)</sup> ORPCLATH <sup>(1,2)</sup> ORPCLATH <sup>(1,2)</sup> ORPCLATH <sup>(1,2)</sup> ORPCONORPCONInmplemePCQTimer2 PeriPR2Timer2 PeriADCON1ON	NameBit 7Bit 6INDF <sup>(1)</sup> Addressingtrial locationOPTION_ REGRBPUINTEDGPCL <sup>(1)</sup> RDGramINTEDGSTATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP1 <sup>(4)</sup> FSR <sup>(1)</sup> INdirect DataRP1 <sup>(4)</sup> TRISAIndirect DataTRISAORTB DataIndirect DataTRISCCP(7)(7)PCLATH <sup>(1,2)</sup> Indirect DataPCLATH <sup>(1,2)</sup> Indirect DataINTCON <sup>(1)</sup> GIEPEIEPIE1ADIEPCONIndirect DataIndirect DataPCONIndirect DataIndirect DataPR2Timer2 Pet-RegisterPR2Inimplemet-Indirect DataADCON1Inimplemet-Inimplemet-ADCON1Inimplemet-Inimplemet-	NameBit 7Bit 6Bit 5INDF <sup>(1)</sup> Addressing this location the sconterOPTION_ REGRBPUINTEDGTOCSPCL <sup>(1)</sup> Program C-tre's (PC) teast SigniSTATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP1 <sup>(4)</sup> RP0STATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP1 <sup>(4)</sup> RP0FSR <sup>(1)</sup> Indirect Data Memory Attress PointTRISA-I-PCLATHPORTB Data Terction registerTRISCCP-I-OUINIPLEUNIMPLEIPCLATH <sup>(1,2)</sup> -I-INTCON <sup>(1)</sup> GIEPEIETOIEPIE1-ADIE-PCONII-PCONII-PR2Timer2 PetEregisterPR2Timer2 PetEregisterPCON1I-ADCON1-II-II-II-II-II-II </td <td>NameBit 7Bit 6Bit 5Bit 4INDF<sup>(1)</sup>Addressing to callState of FSR to addressing to callOPTION- REGRBPUINTEDGTOCSTOSEPCL<sup>(1)</sup>RPGTOCSTOSESTATUS<sup>(1)</sup>IRP<sup>(4)</sup>RP14RP0TOSTATUS<sup>(1)</sup>IRP<sup>(4)</sup>RP14RP0TOFSR<sup>(1)</sup>INdirect Data</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDF<sup>(1)</sup>Addressing control of PSR to addressing control of PSRTOCSTOSEPSAOPTION_RBPUINTEDGTOCSTOSEPSAOPTION_RBPUINTEDGTOCSTOSEPSAPCL<sup>(1)</sup>Program C-uter's (PC - test Significant BytePSASTATUS<sup>(1)</sup>IRP<sup>(4)</sup>RP1RP0TOPDFSR<sup>(1)</sup>Indirect Data Memory Address PointrePORTA Data Direction RegisterTRISA(7)PORTB DataDirection registerIntreIntreRBIETRISCCP-(7)-(7)(-(7)(-(7)(-(7)PCLATH<sup>(1,2)</sup>(-INTCON<sup>(1)</sup>GIEPEIETOIEINTERBIEPIE1-ADIEUnimplemeterPCONUnimplemeterPR2Timer2 PerterUnimplemeterPCON</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDF<sup>(1)</sup>Addressing International Stress Contention of SR total Stress Str</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDF(1)Addressing Lange ControlSocialS</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0INDF(1)Addressive conversion of the second conversion of the s</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Value on: POR, BORINDF(1)Addressing EvanceSit 1Sit 1<td< td=""></td<></td>	NameBit 7Bit 6Bit 5Bit 4INDF <sup>(1)</sup> Addressing to callState of FSR to addressing to callOPTION- REGRBPUINTEDGTOCSTOSEPCL <sup>(1)</sup> RPGTOCSTOSESTATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP14RP0TOSTATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP14RP0TOFSR <sup>(1)</sup> INdirect Data	NameBit 7Bit 6Bit 5Bit 4Bit 3INDF <sup>(1)</sup> Addressing control of PSR to addressing control of PSRTOCSTOSEPSAOPTION_RBPUINTEDGTOCSTOSEPSAOPTION_RBPUINTEDGTOCSTOSEPSAPCL <sup>(1)</sup> Program C-uter's (PC - test Significant BytePSASTATUS <sup>(1)</sup> IRP <sup>(4)</sup> RP1RP0TOPDFSR <sup>(1)</sup> Indirect Data Memory Address PointrePORTA Data Direction RegisterTRISA(7)PORTB DataDirection registerIntreIntreRBIETRISCCP-(7)-(7)(-(7)(-(7)(-(7)PCLATH <sup>(1,2)</sup> (-INTCON <sup>(1)</sup> GIEPEIETOIEINTERBIEPIE1-ADIEUnimplemeterPCONUnimplemeterPR2Timer2 PerterUnimplemeterPCON	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDF <sup>(1)</sup> Addressing International Stress Contention of SR total Stress Str	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDF(1)Addressing Lange ControlSocialS	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0INDF(1)Addressive conversion of the second conversion of the s	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Value on: POR, BORINDF(1)Addressing EvanceSit 1Sit 1 <td< td=""></td<>

#### TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0',

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non Power-up) Resets include: external Reset through MCLR and the Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved. Always maintain these bits clear.

5: On any device Reset, these pins are configured as inputs.

**6:** This is the value that will be in the port output latch.

7: Reserved bits; Do Not Use.

# PIC16C712/716

### 2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

## FIGURE 2-7: PIE1 REGISTER (ADDRESS 8Ch)

	5444			-	-		-		
0-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	ADIE	—	—	—	CCP1IE	TMR2IE	TMR1IE	R	= Readable bit
bit7							bit0	W	= Writable bit
								0	read as '0'
								-n	= Value at POR Reset
bit 7:	Unimpler	nented: F	Read as '0	,					
bit 6:	ADIE: A/D	Converte	er Interrup	t Enable b	oit				
	1 = Enabl	es the A/E	) interrupt						
	0 = Disab	les the A/	D interrup	t					
bit 5-3:	Unimpler	nented: R	lead as '0	,					
bit 2:	CCP1IE:	CCP1 Inte	errupt Ena	ble bit					
	1 = Enabl	es the CC	P1 interru	ıpt					
	0 = Disab	0 = Disables the CCP1 interrupt							
bit 1:	TMR2IE:	TMR2 to F	PR2 Match	n Interrupt	Enable bit				
	1 = Enabl	es the TN	IR2 to PR	2 match in	terrupt				
	0 = Disab	0 = Disables the TMR2 to PR2 match interrupt							
bit 0:	TMR1IE: TMR1 Overflow Interrupt Enable bit								
	1 = Enabl	es the TM	IR1 overflo	ow interrup	ot				
	0 = Disab	ies the TN	IKI OVerfi	ow interru	pt				

#### 4.0 **TIMER0 MODULE**

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023).

#### 4.1 **Timer0** Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit T0CS (OPTION\_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment on every rising or falling edge of pin RA4/ T0CKI. The incrementing edge is determined by the Edge Select Timer0 Source bit TOSE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023).

#### 4.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.



#### FIGURE 4-1: TIMER0 BLOCK DIAGRAM

# 7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### FIGURE 7-3:

#### CAPTURE MODE OPERATION BLOCK DIAGRAM



# 7.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCP output must be disabled by setting the TRISCCP<2> bit.

**Note:** If the RB3/CCP1 is configured as an output by clearing the TRISCCP<2> bit, a write to the DCCP bit can cause a capture condition.

# 7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

## 7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

# 7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

# 7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is either:

- driven High
- driven Low
- remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

## FIGURE 7-4: COMPARE MODE OPERATION BLOCK DIAGRAM



## 7.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as the CCP output by clearing the TRISCCP<2> bit.

Note:	Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to
	the default low level. This is neither the
	PORTB I/O data latch nor the DATACCP
	latch.

#### 7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

## 7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The Special Event Trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The Special Event Trigger output of CCP1 also starts an A/D conversion (if the A/D module is enabled).

**Note:** The Special Event Trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

## TABLE 7-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
07h	DATACCP			—	—	—	DCCP	_	DT1CK	XXXX XXXX	xxxx xuxu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 0002	0000 000u
0Ch	PIR1		ADIF	—	—	—	CCP1IF	TMR2IF	TMR1IF	-0000	-0000
0Eh	TMR1L	Holding	Registe	r for the Lea	ast Significa	ant Byte of th	ne 16-bit Tl	MR1 Regis	ter	XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding	Registe	r for the Mo	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	er	XXXX XXXX	uuuu uuuu
10h	T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture	/Compa	re/PWM Re	gister 1 (LS	SB)				XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture	/Compa	re/PWM Re	gister 1 (MS	SB)				XXXX XXXX	uuuu uuuu
17h	CCP1CON			DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
87h	TRISCCP			—	—	—	TCCP	_	TT1CK	xxxx x1x1	xxxx x1x1
8Ch	PIE1		ADIE	—	—	—	CCP1IE	TMR2IE	TMR1IE	-0000	-0000

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

### 8.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 8-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

# 8.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN3:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

# TABLE 8-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock	Source (TAD)		Device F	vice Frequency				
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz			
2Tosc	00	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 μs	6 µs			
8Tosc	01	400 ns <sup>(2)</sup>	1.6 μs	6.4 μs	24 μs <sup>(3)</sup>			
32Tosc	10	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <b><sup>(3)</sup></b>			
RC <sup>(5)</sup>	11	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1)</sup>			

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 4  $\mu s.$ 

- **2:** These values violate the minimum required TAD time.
- **3:** For faster conversion times, the selection of another clock source is recommended.
- 4: When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for Sleep operation only.

5: For extended voltage devices (LC), please refer to Electrical Specifications section.







**EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2** 



$$\frac{R1}{R1 + R2} = 0$$

- 2: Internal Brown-out Reset should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

#### **FIGURE 9-10:** EXTERNAL BROWN-OUT **PROTECTION CIRCUIT 3**



Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active Reset pins. There are 7 different trip point selections to accommodate 5V and 3V systems

#### 9.8 **Time-out Sequence**

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 9-11, Figure 9-12, and Figure 9-13 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 9-13). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 9-5 shows the Reset conditions for some Special Function Registers, while Table 9-6 shows the Reset conditions for all the registers.

#### 9.9 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON has two bits.

Bit 0 is Brown-out Reset Status bit,  $\overline{\text{BOR}}$ . If the BODEN Configuration bit is set,  $\overline{\text{BOR}}$  is '1' on Power-on Reset. If the BODEN Configuration bit is clear,  $\overline{\text{BOR}}$  is unknown on Power-on Reset. The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BODEN Configuration bit is clear). BOR must then be set by the user and checked on subsequent Resets to see if it is clear, indicating a brown-out has occurred.

Bit 1 is  $\overrightarrow{\text{POR}}$  (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

## TABLE 9-3:TIME-OUT IN VARIOUS SITUATIONS

Oppillator Configuration	Power	-up	Brown out	Wake-up from
	$\overline{\mathbf{PWRTE}} = 0 \qquad \overline{\mathbf{PWRTE}}$	<b>PWRTE</b> = 1	Brown-out	Sleep
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC	72 ms	—	72 ms	—

#### TABLE 9-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	ТО	PD	
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

#### TABLE 9-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 Ouuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit read as '0'.

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

## 9.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details on serial programming, please refer to the In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) Guide, (DS30277).

# 11.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 11.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PIC MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 11.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

# 11.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

# PIC16C712/716





#### FIGURE 12-2: PIC16LC712/716 VOLTAGE-FREQUENCY GRAPH, 0°C < TA < +70°C



Standard Operating C							unless otherwise stated)			
			Operating	temper	ature	0°C ≤	$TA \leq +70^{\circ}C$ for commercial			
					-4	0°C ≤	$TA \leq +85^{\circ}C$ for industrial			
			-40°C $\leq$ TA $\leq$ +125°C for extended							
DC CHA	RACTE	RISTICS	Operating	voltage	e VDD rang	e as de	escribed in DC spec Section 12.1			
			"DC Char	acteris	tics: PIC1	6C712	716-04 (Commercial, Industrial,			
			Extended	) PIC16	SC712/716	-20 (Co	ommercial, Industrial,			
			Extended)" and Section 12.2 "DC Characteristics: PIC16LC712/							
	-		716-04 (Commercial, Industrial)"							
Param	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
No.										
		Output Low Voltage								
D080	Vol	I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C			
			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C			
D083		OSC2/CLKOUT (RC Osc mode)	—	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C			
			—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C			
		Output High Voltage								
D090	Vон	I/O ports (Note 3)	VDD-0.7	-	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С			
			VDD-0.7	_	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С			
D092		OSC2/CLKOUT (RC Osc mode)	Vdd-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С			
			Vdd-0.7	_	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C			
D150*	Vod	Open-Drain High Voltage	—	_	8.5	V	RA4 pin			
		Capacitive Loading Specs on								
		Output Pins								
D100	Cosc2	OSC2 pin	—	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	_	50	pF				

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC Oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC MCU be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

#### 12.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 12-1 apply to all timing specifications, unless otherwise noted. Figure 12-3 specifies the load conditions for the timing specifications.

#### TABLE 12-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Cor	ditions (	(unless	otherwise	e stated)
	Operating temperature	0°C	$\leq$ TA $\leq$	+70°C	for commercial
		-40°C	$\leq$ TA $\leq$	+85°C	for industrial
		-40°C	$\leq$ TA $\leq$	+125°C	for extended
AC CHARACTERISTICS	Operating voltage VDD rai	nge as de	escribed	in DC spe	ec Section 12.1 "DC Characteristics:
	PIC16C712/716-04 (Com	mercial,	Industri	ial, Exten	ded) PIC16C712/716-20 (Commercial,
	Industrial, Extended)" a	nd Section	on 12.2 '	"DC Char	acteristics: PIC16LC712/716-04 (Com-
	mercial, Industrial)".				
	LC parts operate for comr	mercial/in	dustrial t	temp's on	ly.

#### FIGURE 12-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



# PIC16C712/716

## FIGURE 12-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param	Sym.	Characteristic			Min.	Typ†	Max.	Units	Conditions	
No.										
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet	
				With Prescaler	10	_		ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet	
				With Prescaler	10	—	—	ns	parameter 42	
42*	Tt0P	T0CKI Period		No Prescaler	TCY + 40	—	—	ns		
				With Prescaler	Greater of:	—	-	ns	N = prescale value	
					20 or <u>Tcy + 40</u>				(2, 4,, 256)	
			-		N					
45*	Tt1H	T1CKI High Time	Synchronous, F	rescaler = 1	0.5TCY + 20	—	—	ns	Must also meet	
			Synchronous,	Standard	15	—	—	ns	parameter 47	
			Prescaler = 2,4,8	Extended (LC)	25	—	_	ns		
			Asynchronous	Standard	30	—	—	ns		
				Extended (LC)	50	—	—	ns		
46*	Tt1L	T1CKI Low Time	Synchronous, P	Prescaler = 1	0.5TCY + 20	—	_	ns	Must also meet	
			Synchronous,	Standard	15	—	—	ns	parameter 47	
			Prescaler = 2,4,8	Extended (LC)	25	_	_	ns		
			Asynchronous	Standard	30	-	—	ns		
				Extended (LC)	50	—	—	ns		
47*	Tt1P	T1CKI input period	Synchronous	Standard	Greater of:	—	—	ns	N = prescale value	
					30 OR <u>TCY + 40</u>				(1, 2, 4, 8)	
					N					
				Extended (LC)	Greater of:				N = prescale value	
					50 OR <u>TCY + 40</u>				(1, 2, 4, 8)	
					N					
			Asynchronous	Standard	60	—	—	ns		
				Extended (LC)	100	—	—	ns		
	Ft1	Timer1 oscillator inp	out frequency rar	ige	DC	—	200	kHz		
		(oscillator enabled b	by setting bit T1C	DSCEN)						
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	—	7Tosc	—		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





#### TABLE 12-8: A/D CONVERSION REQUIREMENTS

Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
130	TAD	A/D clock period	Standard	1.6		_	μS	Tosc based, VREF ≥ 3.0V
			Extended (LC)	2.0	—	—	μS	TOSC based, VREF full range
			Standard	2.0	4.0	6.0	μS	A/D RC Mode
			Extended (LC)	3.0	6.0	9.0	μS	A/D RC Mode
131	TCNV	Conversion time (not in (Note 1)	cluding S/H time)	11	_	11	TAD	
132	TACQ	Acquisition time		(Note 2)	20	—	μS	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	Æ sample time	1.5 §	—	—	TAD	

: \* These parameters are characterized but not tested.

: † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

: § This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 9.1 "Configuration Bits" for min. conditions.

A2

# 20-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





ß		φ <sup>1</sup>	A1
	Units	INCH	FS*

	Units		INCHES*		N	<b>1ILLIMETERS</b>	6
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	φ	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter

§ Significant Characteristic

Notes:

С

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

# PIC16C712/716 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   Device Fi	<u>-XX X (XX XXX</u>         requency Temperature Package Pattern Range Range	<ul> <li>Examples:</li> <li>a) PIC16C716 - 04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.</li> <li>b) PIC16LC712 - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.</li> <li>c) PIC16C712 - 20I/P = Industrial temp., PDIP package, 20MHz, normal VDD limits.</li> </ul>
Device:	PIC16C712 <sup>(1)</sup> , PIC16C712T <sup>(2)</sup> ;VDD range 4.0V to 5.5V PIC16LC712 <sup>(1)</sup> , PIC16LC712T <sup>(2)</sup> ;VDD range 2.5V to 5.5V PIC16C716 <sup>(1)</sup> , PIC16C716T <sup>(2)</sup> ;VDD range 4.0V to 5.5V PIC16LC716 <sup>(1)</sup> , PIC16LC716T <sup>(2)</sup> ;VDD range 2.5V to 5.5V	
Frequency Range:	04 = 4 MHz 20 = 20 MHz	Note 1: C = CMOS LC = Low Power CMOS 2: T = in tape and reel – SOIC, SSOP packages only
Temperature Range:	blank = 0°C to 70°C (Commercial) I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	<ol> <li>LC extended temperature device is not offered.</li> <li>LC is not offered at 20 MHz</li> </ol>
Package:	JW = Windowed CERDIP SO = SOIC P = PDIP SS = SSOP	
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)