

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc712-04i-p

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	I/O Ports	21
4.0	Timer0 Module	29
5.0	Timer1 Module	31
6.0	Timer2 Module	36
7.0	Capture/Compare/PWM (CCP) Module(s)	39
8.0	Analog-to-Digital Converter (A/D) Module	45
9.0	Special Features of the CPU	51
10.0	Instruction Set Summary	67
11.0	Development Support	69
12.0	Electrical Characteristics	73
13.0	Packaging Information	89
	Revision History	95
	Conversion Considerations	95
	Migration from Base-line to Mid-Range Devices	95
	Index	97
	On-Line Support	101
	Reader Response	102
	PIC16C712/716 Product Identification System	103

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC16C712/716

NOTES:

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-8: PIR1 REGISTER (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	—	—	—	CCP1IF	TMR2IF	TMR1IF
bit7				bit0			
<p>bit 7: Unimplemented: Read as '0'</p> <p>bit 6: ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete</p> <p>bit 5-3: Unimplemented: Read as '0'</p> <p>bit 2: CCP1IF: CCP1 Interrupt Flag bit <u>Capture Mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare Mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM Mode:</u> Unused in this mode</p> <p>bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred</p> <p>bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow</p>							<p>R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset</p>

NOTES:

PIC16C712/716

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2

Timer2 has a control register, shown in Figure 6-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-2 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC® Mid-Range Reference Manual, (DS33023).

FIGURE 6-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0

bit7

bit0

R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as '0'
-n = Value at POR Reset

bit 7: **Unimplemented:** Read as '0'

bit 6-3: **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits

0000 = 1:1 Postscale
0001 = 1:2 Postscale
0010 = 1:3 Postscale
0011 = 1:4 Postscale
0100 = 1:5 Postscale
0101 = 1:6 Postscale
0110 = 1:7 Postscale
0111 = 1:8 Postscale
1000 = 1:9 Postscale
1001 = 1:10 Postscale
1010 = 1:11 Postscale
1011 = 1:12 Postscale
1100 = 1:13 Postscale
1101 = 1:14 Postscale
1110 = 1:15 Postscale
1111 = 1:16 Postscale


bit 2: **TMR2ON:** Timer2 On bit

1 = Timer2 is on
0 = Timer2 is off

bit 1-0: **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits

00 = Prescaler is 1
01 = Prescaler is 4
1x = Prescaler is 16

FIGURE 6-2: TIMER2 BLOCK DIAGRAM



PIC16C712/716

NOTES:

PIC16C712/716

FIGURE 9-1: CONFIGURATION WORD

CP1	CP0	CP1	CP0	CP1	CP0	—	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	bit0	Register:CONFIG Address 2007h
bit13															
bit 13-8, 5-4: CP1:CP0: Code Protection bits ⁽²⁾															
Code Protection for 2K Program memory (PIC16C716)															
11 = Programming code protection off															
10 = 0400h-07FFh code protected															
01 = 0200h-07FFh code protected															
00 = 0000h-07FFh code protected															
bit 13-8, 5-4:															
Code Protection for 1K Program memory bits (PIC16C712)															
11 = Programming code protection off															
10 = Programming code protection off															
01 = 0200h-03FFh code-protected															
00 = 0000h-03FFh code-protected															
bit 7: Unimplemented: Read as '1'															
bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾															
1 = BOR enabled															
0 = BOR disabled															
bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾															
1 = PWRT disabled															
0 = PWRT enabled															
bit 2: WDTE: Watchdog Timer Enable bit															
1 = WDT enabled															
0 = WDT disabled															
bit 1-0: FOSC1:FOSC0: Oscillator Selection bits															
11 = RC oscillator															
10 = HS oscillator															
01 = XT oscillator															
00 = LP oscillator															
Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.															
2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.															

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC16CXXX can be operated in four different Oscillator modes. The user can program two Configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low-Power Crystal
- XT Crystal/Resonator
- HS High-Speed Crystal/Resonator
- RC Resistor/Capacitor

9.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 9-2). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 9-3).

FIGURE 9-2: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




FIGURE 9-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 9-1: CERAMIC RESONATORS

Ranges Tested:			
Mode	Freq	OSC1	OSC2
XT	455 kHz	68-100 pF	68-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

These values are for design guidance only. See notes at bottom of page.

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

- Note 1:** Recommended values of C1 and C2 are identical to the ranges tested (Table 9-1).
- 2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- 3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4:** Rs may be required in HS mode, as well as XT mode to avoid overdriving crystals with low drive level specification.

9.12 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip, RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device have been stopped, for example, by execution of a **SLEEP** instruction.

During normal operation, a WDT Time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT Time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The **TO** bit in the STATUS register will be cleared upon a Watchdog Timer Time-out.

The WDT can be permanently disabled by clearing Configuration bit WDTE (**Section 9.1 “Configuration Bits”**).

WDT time-out period values may be found in the Electrical Specifications section under TwDT (parameter #31). Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

Note: The CLRWDAT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset condition.

Note: When a CLRWDAT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 9-15: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 9-16: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bits 13:8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	—	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h	OPTION_REG	N/A	RBPU	INTEGD	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 9-1 for operation of these bits.

10.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXXX instruction set summary in Table 10-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit
Z	Zero bit
DC	Digit Carry bit
C	Carry bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- **Byte-oriented** operations
- **Bit-oriented** operations
- **Literal and control** operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations			
13	8	7	6
OPCODE	d	f (FILE #)	0
	d = 0 for destination W		
	d = 1 for destination f		
	f = 7-bit file register address		
Bit-oriented file register operations			
13	10	9	8
OPCODE	b (BIT #)	f (FILE #)	0
	b = 3-bit bit address		
	f = 7-bit file register address		
Literal and control operations			
General			
13	8	7	0
OPCODE		k (literal)	
	k = 8-bit immediate value		
CALL and GOTO instructions only			
13	11	10	0
OPCODE		k (literal)	
	k = 11-bit immediate value		

A description of each instruction is available in the PIC® Mid-Range Reference Manual, (DS33023).

12.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 12-4: EXTERNAL CLOCK TIMING




TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym.	Characteristic	Min.	Typt	Max.	Units	Conditions
1A	FOSC	External CLKIN Frequency (Note 1)	DC	—	4	MHz	RC and XT osc modes
			DC	—	4	MHz	HS osc mode (-04)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
	TOSC	Oscillator Frequency (Note 1)	DC	—	4	MHz	RC osc mode
			0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
1	TOSC	External CLKIN Period (Note 1)	250	—	—	ns	RC and XT osc modes
			250	—	—	ns	HS osc mode (-04)
			50	—	—	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
		Oscillator Period (Note 1)	250	—	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			50	—	250	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
	TCY	Instruction Cycle Time (Note 1)	200	—	DC	ns	TCY = 4/FOSC
3*	TosL, TosH	External Clock in (OSC1) High or Low Time	100	—	—	ns	XT oscillator
			2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4*	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	25	ns	XT oscillator
			—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 12-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 12-7: BROWN-OUT RESET TIMING



TABLE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS


Parameter No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
30	TmCL	MCLR Pulse Width (low)	2	—	—	μs	VDD = 5V, -40°C to +125°C
31*	TWDT	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	TOST	Oscillation Start-up Timer Period	—	1024 Tosc	—	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	TIOZ	I/O High-impedance from MCLR Low or WDT Reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μs	VDD ≤ Bvdd (D005)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C712/716

FIGURE 12-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Note: Refer to Figure 12-3 for load conditions.

TABLE 12-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym.	Characteristic		Min.	Typ†	Max.	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period	No Prescaler	TCY + 40	—	—	ns	N = prescale value (2, 4,..., 256)
			With Prescaler	Greater of: 20 or $\frac{TCY + 40}{N}$	—	—	ns	
45*	Tt1H	T1CKI High Time	Synchronous, Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet parameter 47
			Synchronous, Prescaler = 2,4,8	15	—	—	ns	
			Standard	25	—	—	ns	
			Extended (LC)	25	—	—	ns	
			Asynchronous	30	—	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet parameter 47
			Synchronous, Prescaler = 2,4,8	15	—	—	ns	
			Standard	25	—	—	ns	
			Extended (LC)	25	—	—	ns	
			Asynchronous	30	—	—	ns	
47*		T1CKI input period	Synchronous	Standard	Greater of: 30 OR $\frac{TCY + 40}{N}$	—	—	ns
				Extended (LC)	Greater of: 50 OR $\frac{TCY + 40}{N}$	—	—	N = prescale value (1, 2, 4, 8)
			Asynchronous	Standard	60	—	—	ns
				Extended (LC)	100	—	—	ns
	Ft1	Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)		DC	—	200	kHz	
48	TCKEZtmr1	Delay from external clock edge to timer increment		2Tosc	—	7Tosc	—	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


PIC16C712/716

NOTES:

PIC16C712/716

18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension	Limits	INCHES*			MILLIMETERS			
		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n			18			18	
Pitch	p			.100			2.54	
Top to Seating Plane	A	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	.880	.900	.920	22.35	22.86	23.37	
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81	
Lead Thickness	c	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52	
Lower Lead Width	B	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing	§	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.190	.200	.210	4.83	5.08	5.33	

* Controlling Parameter


§ Significant Characteristic

JEDEC Equivalent: MO-036

Drawing No. C04-010

20-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	INCHES*			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	p		.026			0.65	
Overall Height	A	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	c	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ϕ	0	4	8	0.00	101.60	203.20
Lead Width	B	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150

Drawing No. C04-072

PIC16C712/716

NOTES:

PIC16C712/716

Interrupt Sources.....	51, 61	XT	53, 58
A/D Conversion Complete	47	Oscillator, Timer1.....	31, 34
Block Diagram.....	61	Oscillator, WDT.....	63
Capture Complete (CCP).....	40	P	
Compare Complete (CCP).....	41	Packaging	89
Interrupt-on-Change (RB7:RB4)	24	Details.....	90
RB0/INT Pin, External.....	62	Paging, Program Memory	9, 19
TMR0 Overflow	30, 62	PCON Register	18, 58
TMR1 Overflow	31, 34	BOR Bit.....	18
TMR2 to PR2 Match	37	POR Bit.....	18
TMR2 to PR2 Match (PWM)	36, 42	PICSTART Plus Development Programmer	72
Interrupts, Context Saving During	62	PIE1 Register.....	12, 16
Interrupts, Enable Bits		ADIE Bit	16
A/D Converter Enable (ADIE Bit)	16	CCP1IE Bit	16
CCP1 Enable (CCP1IE Bit).....	16, 40	TMR1IE Bit	16
Global Interrupt Enable (GIE Bit)	15, 61	TMR2IE Bit	16
Interrupt-on-Change (RB7:RB4) Enable		Pin Functions	
(RBIE Bit)	15, 62	MCLR/VPP	6
Peripheral Interrupt Enable (PEIE Bit)	15	RA0/AN0.....	6
RB0/INT Enable (INTE Bit)	15	RA1/AN1.....	6
TMR0 Overflow Enable (T0IE Bit).....	15	RA2/AN2.....	6
TMR1 Overflow Enable (TMR1IE Bit)	16	RA3/AN3/VREF.....	6
TMR2 to PR2 Match Enable (TMR2IE Bit)	16	RA4/T0CKI	6
Interrupts, Flag Bits		RB0/INT	7
A/D Converter Flag (ADIF Bit)	17, 47	RB1	7
CCP1 Flag (CCP1IF Bit)	17, 40, 41	RB2	7
Interrupt-on-Change (RB7:RB4) Flag		RB3	7
(RBIF Bit)	15, 24, 62	RB4	7
RB0/INT Flag (INTF Bit).....	15	RB5	7
TMR0 Overflow Flag (T0IF Bit)	15, 62	RB6	7
TMR1 Overflow Flag (TMR1IF Bit)	17	RB7	7
TMR2 to PR2 Match Flag (TMR2IF Bit)	17	VDD	7
Vss		VSS	7
M		Pinout Descriptions	
Master Clear (MCLR)		PIC16C712/716 Pinout Description	6
MCLR Reset, Normal Operation	54, 58, 59	PIR1 Register	11, 17
MCLR Reset, Sleep	59	ADIF Bit	17
MCLR Reset, Sleep	54, 58	CCP1IF Bit.....	17
Memory Organization		TMR1IF Bit.....	17
Data Memory	10	TMR2IF Bit	17
Program Memory	9	Pointer, FSR	20
Microchip Internet Web Site	101	POR. See Power-on Reset	
MPLAB ASM30 Assembler, Linker, Librarian	70	PORTA	
MPLAB ICD 2 In-Circuit Debugger.....	71	Initialization	21
MPLAB ICE 2000 High-Performance Universal		PORTA Register	11, 21
In-Circuit Emulator	71	RA3:RA0 Port Pins	21
MPLAB ICE 4000 High-Performance Universal		RA4/T0CKI Pin	22
In-Circuit Emulator	71	TRISA Register.....	12, 21
MPLAB Integrated Development Environment Software ...	69	PORTB	
MPLAB PM3 Device Programmer.....	71	Block Diagram of RB1/T1OSO/T1CKI Pin.....	24
MPLINK Object Linker/MPLIB Object Librarian	70	Block Diagram of RB2/T10SI Pin.....	25
O		Block Diagram of RB3/CCP1 Pin	25
OPCODE Field Descriptions	67	Initialization	23
OPTION_REG Register	12, 14	PORTB Register.....	11, 23
INTEDG Bit	14	Pull-up Enable (RBPU Bit).....	14
PS2:PS0 Bits	14, 29	RB0/INT Edge Select (INTEDG Bit)	14
PSA Bit.....	14, 29	RB0/INT Pin, External.....	62
RBPU Bit.....	14	RB3:RB0 Port Pins	23
T0CS Bit.....	14, 29	RB7:RB4 Interrupt-on-Change	62
T0SE Bit.....	14, 29	RB7:RB4 Interrupt-on-Change Enable (RBIE Bit)	15, 62
Oscillator Configuration	51, 53	RB7:RB4 Interrupt-on-Change Flag	
HS	53, 58	(RBIF Bit)	15, 24, 62
LP.....	53, 58	RB7:RB4 Port Pins	26
RC	53, 54, 58	TRISB Register.....	12, 23
Selection (FOSC1:FOSC0 Bits)	52		

PORTC	
TRISC Register	12
Postscaler, Timer2	
Select (TOUTPS3:TOUTPS0 Bits)	36
Postscaler, WDT	29
Assignment (PSA Bit)	14, 29
Block Diagram	30
Rate Select (PS2:PS0 Bits)	14, 29
Switching Between Timer0 and WDT	30
Power-down Mode. See Sleep	
Power-on Reset (POR)	51, 54, 55, 58, 59
Oscillator Start-up Timer (OST)	51, 55
POR Status (POR Bit)	18
Power Control (PCON) Register	58
Power-down (PD Bit)	13, 54
Power-on Reset Circuit, External	55
Power-up Timer (PWRT)	51, 55
PWRT Enable (PWRTE Bit)	52
Time-out ($\overline{T0}$ Bit)	13, 54
Time-out Sequence	57
Time-out Sequence on Power-up	60
Timing Diagram	83
Prescaler, Capture	40
Prescaler, Timer0	29
Assignment (PSA Bit)	14, 29
Block Diagram	30
Rate Select (PS2:PS0 Bits)	14, 29
Switching Between Timer0 and WDT	30
Prescaler, Timer1	32
Select (T1CKPS1:T1CKPS0 Bits)	31
Prescaler, Timer2	42
Select (T2CKPS1:T2CKPS0 Bits)	36
Product Identification System	103
Program Counter	
PCL Register	11, 19
PCLATH Register	11, 19, 62
Reset Conditions	58
Program Memory	9
Interrupt Vector	9
Paging	9, 19
Program Memory Map	9
Reset Vector	9
Program Verification	65
Programming, Device Instructions	67
PWM (CCP Module)	42
Block Diagram	42
CCPR1H:CCPR1L Registers	42
Duty Cycle	42
Example Frequencies/Resolutions	43
Output Diagram	42
Period	42
Set-Up for PWM Operation	43
TMR2 to PR2 Match	36, 42
TMR2 to PR2 Match Enable (TMR2IE Bit)	16
TMR2 to PR2 Match Flag (TMR2IF Bit)	17
Q	
Q-Clock	42
R	
RAM. See Data Memory	
Reader Response	104
Register File	10
Register File Map	10
Reset	51, 54
Block Diagram	56
Brown-out Reset (BOR). See Brown-out Reset (BOR)	
MCLR Reset. See MCLR	
Power-on Reset (POR). See Power-on Reset (POR)	
Reset Conditions for All Registers	59
Reset Conditions for PCON Register	58
Reset Conditions for Program Counter	58
Reset Conditions for STATUS Register	58
Timing Diagram	83
WDT Reset. See Watchdog Timer (WDT)	
Revision History	95
S	
Sleep	64
Sleep	51, 54
Software Simulator (MPLAB SIM)	70
Special Event Trigger. See Compare	
Special Features of the CPU	51
Special Function Registers	11
Speed, Operating	1
Stack	19
STATUS Register	11, 13, 62
C Bit	13
DC Bit	13
IRP Bit	13
PD Bit	13, 54
RP1:RP0 Bits	13
$\overline{T0}$ Bit	13, 54
Z Bit	13
T	
T1CON Register	11, 31
T1CKPS1:T1CKPS0 Bits	31
T1OSCEN Bit	31
T1SYNC Bit	31
TMR1CS Bit	31
TMR1ON Bit	31
T2CON Register	11, 36
T2CKPS1:T2CKPS0 Bits	36
TMR2ON Bit	36
TOUTPS3:TOUTPS0 Bits	36
Timer0	29
Block Diagram	29
Clock Source Edge Select (T0SE Bit)	14, 29
Clock Source Select (T0CS Bit)	14, 29
Overflow Enable (T0IE Bit)	15
Overflow Flag (T0IF Bit)	15, 62
Overflow Interrupt	30, 62
Prescaler. See Prescaler, Timer0	
Timing Diagram	84
TMR0 Register	11
Timer1	31
Block Diagram	32
Capacitor Selection	34
Clock Source Select (TMR1CS Bit)	31
External Clock Input Sync ($\overline{T1SYNC}$ Bit)	31
Module On/Off (TMR1ON Bit)	31
Oscillator	31, 34
Oscillator Enable (T1OSCEN Bit)	31
Overflow Enable (TMR1IE Bit)	16
Overflow Flag (TMR1IF Bit)	17
Overflow Interrupt	31, 34
Prescaler. See Prescaler, Timer1	
Special Event Trigger (CCP)	34, 41
T1CON Register	11, 31
Timing Diagram	84
TMR1H Register	11, 31

PIC16C712/716

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager Total Pages Sent _____

RE: Reader Response

From: Name _____

Company _____

Address _____

City / State / ZIP / Country _____

Telephone: (_____) _____ - _____ FAX: (_____) _____ - _____

Application (optional):

Would you like a reply? Y N

Device: PIC16C712/716

Literature Number: DS41106C

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?
