E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc712-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-8: PIR1 REGISTER (ADDRESS 0Ch)

<u>U-0</u>	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit7	ADIF	_	_	_	CCP1IF	TMR2IF	TMR1IF bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset
bit 7:	Unimpler	nented: F	ead as '0	,				
bit 6:	ADIF : A/E 1 = An A/ 0 = The A	D Converte D convers VD conver	er Interrup ion compl sion is no	t Flag bit leted (mus t complete	t be cleared	d in softwa	re)	
bit 5-3:	Unimpler	nented: F	ead as '0	,				
bit 2:	$\begin{array}{l} \textbf{CCP1IF:}\\ \underline{Capture N}\\ 1 = A TM\\ 0 = No TM\\ \underline{Compare}\\ 1 = A TM\\ 0 = No TM\\ \underline{PWM Mon}\\ Unused in \end{array}$	CCP1 Inte <u>Mode:</u> R1 registe MR1 registe <u>Mode:</u> R1 registe MR1 registe de: n this mod	errupt Flag er capture ter capture er compare ter compa e) bit occurred (e occurred e match oc re match o	must be cle ccurred (mu ccurred	eared in so st be clear	ftware) red in softw	vare)
bit 1:	TMR2IF : 1 = TMR2 0 = No TM	TMR2 to F 2 to PR2 n MR2 to PF	PR2 Match natch occu 2 match o	n Interrupt urred (mus occurred	Flag bit at be cleared	d in softwa	re)	
bit 0:	TMR1IF : 1 = TMR1 0 = TMR1	TMR1 Ove I register o I register o	erflow Inte overflowed did not ove	errupt Flag d (must be erflow	bit cleared in	software)		

FIGURE 3-7: BLOCK DIAGRAM OF RB7:RB4 PINS



TABLE 3-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/T1OS0/ T1CKI	bit 1	TTL/ST ⁽¹⁾	Input/output pin or Timer1 oscillator output, or Timer1 clock input. Internal software programmable weak pull-up. See Timer1 section for detailed operation.
RB2/T1OSI	bit 2	TTL/ST ⁽¹⁾	Input/output pin or Timer1 oscillator input. Internal software programmable weak pull-up. See Timer1 section for detailed operation.
RB3/CCP1	bit 3	TTL/ST ⁽¹⁾	Input/output pin or Capture 1 input, or Compare 1 output, or PWM1 output. Internal software programmable weak pull-up. See CCP1 section for detailed operation.
RB4	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt or peripheral input.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

PIC16C712/716

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	PORTB	Data Directio	on Regist	er					1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

TABLE 3-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

4.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution).

Note: To avoid an unintended device Reset, a specific instruction sequence (shown in the PIC[®] Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

4.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut off during Sleep.





TABLE 4-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
01h	TMR0	Timer0	Timer0 Module's Register								uuuu uuuu	
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
85h	TRISA	_	_	(1)	Bit 4	PORTA Data Direction Register				11 1111	11 1111	

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by Timer0. **Note 1:** Reserved bit; Do Not Use.

5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- · Readable and writable (Both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module trigger

Timer1 has a control register, shown in Figure 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- · As a timer
- · As a synchronous counter
- · As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB2/T1OSI and RB1/T1OSO/T1CKI pins become inputs. That is, the TRISB<2:1> value is ignored.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (see Section 7.0 "Capture/Compare/PWM (CCP) Module(s)").

FIGURE 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)



5.3 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 5-2 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-2:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq.	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	15 pF						
	200 kHz	15 pF	15 pF						
These v	These values are for design guidance only.								
Note 1: Higher capacitance increases the stability of									

oscillator but also increases the start-up time.

2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

5.4 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.5 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "Special Event Trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The Special Event Triggers from the	э
	CCP1 module will not set interrupt flag bi	t
	TMR1IF (PIR1<0>).	

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

Value on Value on Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 POR, all other Bit 2 BOR Resets 0Bh,8Bh INTCON GIE PEIE TOIE INTE RBIE **T0IF** INTE RBIF 0000 000x 0000 000u -0---000 -0---000 0Ch PIR1 ADIF CCP1IF TMR2IF TMR1IF -0---000 -0---000 8Ch PIE1 ADIE CCP1IE TMR2IE TMR1IE 0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register XXXX XXXX uuuu uuuu 0Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register XXXX XXXX uuuu uuuu --00 0000 --uu uuuu T1CKPS1 T1CKPS0 T1OSCEN T1SYNC 10h T1CON ____ ____ TMR1CS TMR10N -x-x _ _ _ _ -11-11 07h DATACC DCCP DT1CK Р ---- -1-1 ---- -1-1 87h TRISCCP TCCP TT1CK

TABLE 5-3: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, --- = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is either:

- driven High
- driven Low
- remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 7-4: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as the CCP output by clearing the TRISCCP<2> bit.

Note:	Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to
	the default low level. This is neither the
	PORTB I/O data latch nor the DATACCP
	latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The Special Event Trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The Special Event Trigger output of CCP1 also starts an A/D conversion (if the A/D module is enabled).

Note: The Special Event Trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 7-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
07h	DATACCP			—	—	—	DCCP	_	DT1CK	XXXX XXXX	xxxx xuxu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 0002	0000 000u
0Ch	PIR1		ADIF	—	—	—	CCP1IF	TMR2IF	TMR1IF	-0000	-0000
0Eh	TMR1L	Holding	Registe	r for the Lea	ast Significa	ant Byte of th	ne 16-bit Tl	MR1 Regis	ter	XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding	Registe	r for the Mo	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	er	XXXX XXXX	uuuu uuuu
10h	T1CON			T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture	/Compa	re/PWM Re	gister 1 (LS	SB)				XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture	/Compa	re/PWM Re	gister 1 (MS	SB)				XXXX XXXX	uuuu uuuu
17h	CCP1CON			DC1B1	DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0					00 0000	00 0000
87h	TRISCCP			—	—	—	TCCP	_	TT1CK	xxxx x1x1	xxxx x1x1
8Ch	PIE1		ADIE	—	—	—	CCP1IE	TMR2IE	TMR1IE	-0000	-0000

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

7.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISCCP<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is neither the PORTB I/O
	data latch nor the DATACCP latch.

Figure 7-5 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 7.3.3** "**Set-Up for PWM Operation**".

FIGURE 7-5: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-6) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/ period).

FIGURE 7-6: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • TOSC • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 6.0
	"Timer2 Module") is not used in the
	determination of the PWM frequency. The
	postscaler could be used to have a servo
	update rate at a different frequency than
	the PWM output.

7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the $PIC^{\textcircled{B}}$ Mid-Range Reference Manual, (DS33023).

PIC16C712/716

FIGURE 8-2: ADCON1 REGISTER (ADDRESS 9Fh)



9.12 Watchdog Timer (WDT)

The Watchdog Timer is as a free running, on-chip, RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device have been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT Time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT Time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer Time-out.

The WDT can be permanently disabled by clearing Configuration bit WDTE (**Section 9.1 "Configuration Bits**").

WDT time-out period values may be found in the Electrical Specifications section under TwDT (parameter #31). Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 9-15: WATCHDOG TIMER BLOCK DIAGRAM



FIGURE 9-16: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bits 13:8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	_	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h	OPTION_REG	N/A	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer. **Note 1:** See Figure 9-1 for operation of these bits.

9.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details on serial programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide, (DS30277).

10.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXXX instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit
Z	Zero bit
DC	Digit Carry bit
С	Carry bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the general formats that the instructions can have.

Note:	To maintain upward compatibility with
	future PIC16CXXX products, do not use
	the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file regis	ster op	perations								
13 8	7	6	0							
OPCODE	d	f (FILE #)								
d = 0 for destinati d = 1 for destinati f = 7-bit file regis	d = 0 for destination W d = 1 for destination f f = 7-bit file register address									
Bit-oriented file registe	er ope	rations	0							
OPCODE	b (Bl	T #) f (FILE #)								
f = 7-bit file regis Literal and control op General	ter ad eratio	dress								
13	8	7	0							
OPCODE		k (literal)								
k = 8-bit immediate value										
CALL and GOTO instructions only										
13 11 10			0							
OPCODE k (literal)										
k = 11-bit immediate value										

A description of each instruction is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

11.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

11.12 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

12.1 DC Characteristics: PIC16C712/716-04 (Commercial, Industrial, Extended) PIC16C712/716-20 (Commercial, Industrial, Extended)

			ting Co	Conditions (unless otherwise stated)				
DC CHA	RACTER	ISTICS	Operating	$C \leq TA \leq +70^{\circ}C$ for commercial				
						-40°	$C \leq IA \leq +85^{\circ}C$ for industrial	
						-40		
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions	
D001	Vdd	Supply Voltage	4.0	—	5.5	V	XT, RC and LP osc mode	
D001A			4.5	_	5.5	V	HS osc mode	
			VBOR*	—	5.5	V	BOR enabled ⁽⁷⁾	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5	_	V		
D003	VPOR	VDD Start Voltage to ensure inter- nal Power-on Reset signal	—	Vss	—	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal	0.05	—	_	V/ms	PWRT enabled (PWRTE bit clear)	
D004A*		Power-on Reset signal	TBD		—		PWRT disabled (PWRTE bit set)	
D005	VBOR	Brown-out Reset voltage trip point	3.65	_	4.35	V	BODEN bit set	
D010	IDD	Supply Current ^(2,5)	_	0.8	2.5	mA	Fosc = 4 MHz, VDD = 4.0V	
D013			—	4.0	8.0	mA	Fosc = 20 MHz, VDD = 4.0V	
D020	IPD	Power-down Current ^(3,5)		10.5	42	μΑ	VDD = 4.0V, WDT enabled,-40°C to +85°C	
			—	1.5	16	μA	VDD = $4.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$	
D021			_	1.5	19	μA	$VDD = 4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$	
D021B			—	2.5	19	μA	VDD = 4.0V, WD1 disabled,-40°C to +125°C	
		Module Differential Current ⁽⁶⁾						
D022*	ΔIWDT	Watchdog Timer	—	6.0	20	μA	WDTE bit set, VDD = 4.0V	
D022A*	ΔIBOR	Brown-out Reset	_	IBD	200	μA	BODEN bit set, VDD = 5.0V	
1A	Fosc	LP Oscillator Operating Frequency	0		200	KHz	All temperatures	
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures	
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures	
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.

4: For RC Osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.

12.2 DC Characteristics: PIC16LC712/716-04 (Commercial, Industrial)

			Standard Operating Conditions (unless otherwise stated)							
DC CHA	RACTER	ISTICS	Operating temperature			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
						-40°	$C \le TA \le +85^{\circ}C$ for industrial			
Param	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
NO.										
D001	Vdd	Supply Voltage	2.5	—	5.5	V				
			VBOR*	—	5.5	V	BOR enabled (Note 7)			
D002*	VDR	RAM Data Retention Voltage ⁽¹⁾	—	1.5		V				
D003	VPOR	VDD Start Voltage to ensure inter-	—	Vss	—	V	See section on Power-on Reset for details			
		nal Power-on Reset signal								
D004*	SVDD	VDD Rise Rate to ensure internal	0.05	—	—	V/ms	PWRT enabled (PWRTE bit clear)			
D004A*		Power-on Reset signal	TBD	—	—		PWRT disabled (PWRTE bit set)			
							See section on Power-on Reset for details			
D005	VBOR	Brown-out Reset	3.65	—	4.35	V	BODEN bit set			
		voltage trip point								
D010	IDD	Supply Current ^(2,5)	—	2.0	3.8	mA	XT, RC osc modes			
							Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			—	22.5	48	μA	LP osc mode			
							FOSC = 32 kHz, VDD = 3.0V, WDT disabled			
D020	IPD	Power-down Current ^(3,5)	—	7.5	30	μA	VDD = $3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021			—	0.9	5	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C			
D021A			—	0.9	5	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			
		Module Differential Current ⁽⁶⁾								
D022*	∆Iwdt	Watchdog Timer	—	6.0	20	μA	WDTE bit set, VDD = 4.0V			
D022A*	ΔIBOR	Brown-out Reset	_	TBD	200	μA	BODEN bit set, VDD = 5.0V			
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	KHz	All temperatures			
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\underline{OSC1} = external \text{ square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,}$

 \overline{MCLR} = VDD; WDT enabled/disabled as specified.

3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSS.

4: For RC Osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.



FIGURE 12-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING







TABLE 12-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
NU.							
30	TmcL	MCLR Pulse Width (low)	2	_		μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	—	1024 Tosc	—	-	TOSC = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O High-impedance from MCLR Low or WDT Reset		_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	_	μs	$VDD \le BVDD (D005)$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C712/716

FIGURE 12-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
No.									
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
				With Prescaler	10	_		ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	TCY + 40	—	—	ns	
				With Prescaler	Greater of:	—	-	ns	N = prescale value
					20 or <u>Tcy + 40</u>				(2, 4,, 256)
			-		N				
45*	Tt1H	T1CKI High Time	Synchronous, F	rescaler = 1	0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	Standard	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	Extended (LC)	25	—	_	ns	
			Asynchronous	Standard	30	—	—	ns	
				Extended (LC)	50	—	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, P	Prescaler = 1	0.5TCY + 20	—	_	ns	Must also meet
			Synchronous,	Standard	15	—	—	ns	parameter 47
	F		Prescaler = 2,4,8	Extended (LC)	25	_	_	ns	
			Asynchronous	Standard	30	-	—	ns	
				Extended (LC)	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	Standard	Greater of:	—	—	ns	N = prescale value
					30 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N				
				Extended (LC)	Greater of:				N = prescale value
					50 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N				
			Asynchronous	Standard	60	—	—	ns	
				Extended (LC)	100	—	—	ns	
	Ft1	Timer1 oscillator inp	out frequency rar	ige	DC	—	200	kHz	
		(oscillator enabled b	by setting bit T1C	DSCEN)					
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	—	7Tosc	—	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





TABLE 12-8: A/D CONVERSION REQUIREMENTS

Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
130	TAD	A/D clock period	Standard	1.6		_	μS	Tosc based, VREF ≥ 3.0V
			Extended (LC)	2.0	—	—	μS	Tosc based, VREF full range
			Standard	2.0	4.0	6.0	μS	A/D RC Mode
			Extended (LC)	3.0	6.0	9.0	μS	A/D RC Mode
131	TCNV	Conversion time (not in (Note 1)	cluding S/H time)	11	_	11	TAD	
132	TACQ	Acquisition time		(Note 2)	20	—	μS	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	Æ sample time	1.5 §	—	—	TAD	

: * These parameters are characterized but not tested.

: † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

: § This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 9.1 "Configuration Bits" for min. conditions.

13.0 PACKAGING INFORMATION

13.1 Package Marking Information

18-Lead PDIP



18-Lead CERDIP Windowed



18-Lead SOIC (.300")



20-Lead SSOP





Example



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

INDEX

Α
A/D
A/D Converter Enable (ADIE Bit)
A/D Converter Flag (ADIF Bit) 17. 47
A/D Converter Interrupt. Configuring
ADCON0 Register 11. 45
ADCON1 Register 12, 45, 46
ADRES Register
Analog Port Pins, Configuring
Block Diagram
Block Diagram, Analog Input Model 48
Channel Select (CHS2:CHS0 Bits) 45
Clock Select (ADCS1:ADCS0 Bits) 45
Configuring the Module 47
Conversion Clock (Tad) 49
Conversion Status (GO/DONE Bit) 45, 47
Conversions 50
Converter Characteristics 86
Module On/Off (ADON Bit) 45
Port Configuration Control (PCFG2:PCFG0 Bits) 46
Sampling Requirements 48
Special Event Trigger (CCP) 41, 50
Timing Diagram 87
Absolute Maximum Ratings 73
ADCON0 Register 11, 45
ADCS1:ADCS0 Bits 45
ADON Bit 45
CHS2:CHS0 Bits 45
GO/DONE Bit 45, 47
ADCON1 Register 12, 45, 46
PCFG2:PCFG0 Bits 46
ADRES Register
Analog-to-Digital Converter. See A/D Architecture
PIC16C712/716 Block Diagram 5
Assembler
MPASM Assembler 70
В

10, 13
55
54, 58, 59
52
18
83

С

C Compilers	
MPLAB C18	70
MPLAB C30	70
Capture (CCP Module)	40
Block Diagram	40
CCP Pin Configuration	40
CCPR1H:CCPR1L Registers	40
Changing Between Capture Prescalers	40
Software Interrupt	40
Timer1 Mode Selection	. 40
Capture/Compare/PWM (CCP)	39
Capture Mode. See Capture	
CCP1CON Register 11,	, 39
CCPR1H Register 11,	39
CCPR1L Register 11,	, 39
Compare Mode. See Compare	

Enable (CCP1IE Bit)	16
Flag (CCP1IF Bit)	17
PWM Mode. See PWM	
Timer Resources	39
Timing Diagram	85
CCP1CON Register	39
CCP1M3:CCP1M0 Bits	39
CCP1X:CCP1Y Bits	39
Code Protection 51	, 65
CP1:CP0 Bits	52
Compare (CCP Module)	41
Block Diagram	. 41
CCP Pin Configuration	41
CCPR1H:CCPR1L Registers	41
Software Interrupt	41
Special Event Trigger 34, 41,	50
Timer1 Mode Selection	41
Configuration Bits	51
Conversion Considerations	. 95
Customer Change Notification Service	101
Customer Notification Service	101
Customer Support	101

D

Data Memory	10
Bank Select (RP1:RP0 Bits) 10,	13
General Purpose Registers	10
Register File Map	10
Special Function Registers	11
DC Characteristics	77
Development Support	69
Direct Addressing	20

Ε

Electrical Characteristics	73
Errata	3
External Power-on Reset Circuit	55

F

Family of Devices	
PIC16C7XX	2
Firmware Instructions	67

L

1	
I/O Ports	21
ID Locations	51, 65
In-Circuit Serial Programming [™] (ICSP [™])	51, 65
Indirect Addressing	20
FSR Register	. 10, 11, 20
INDF Register	11
Instruction Format	67
Instruction Set	67
Summary Table	68
INT Interrupt (RB0/INT). See Interrupt Sources	
INTCON Register	11, 15
GIE Bit	15
INTE Bit	15
INTF Bit	15
PEIE Bit	15
RBIE Bit	15
RBIF Bit	15, 24
TOIE Bit	15
T0IF Bit	15
Internet Address	101