



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc716t-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC16C712/716 PINOUT DESCRIPTION (CONTINUED)

Pin	PIC16C	712/716	Pin	Buffer	
Name	DIP, SOIC	SSOP	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT RB0 INT	6	7	I/O I	TTL ST	Digital I/O External Interrupt
RB1/T1OSO/T1CKI RB1	7	8			
T1OSO			I/O O	TTL —	Digital I/O Timer1 oscillator output. Connects to
T1CKI			I	ST	crystal in oscillator mode. Timer1 external clock input.
RB2/T1OSI RB2 T1OSI	8	9	I/O I	TTL —	Digital I/O Timer1 oscillator input. Connects to crystal in oscillator mode.
RB3/CCP1 RB3 CCP1	9	10	I/O I/O	TTL ST	Digital I/O Capture1 input, Compare1 output, PWM1 output.
RB4	10	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB5	11	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB6	12	13	I/O	TTL	Digital I/O Interrupt on change pin.
			I	ST	ICSP programming clock.
RB7	13	14	I/O I/O	TTL ST	Digital I/O Interrupt on change pin. ICSP programming data.
Vss	5	5, 6	P	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	P	_	Positive supply for logic and I/O pins.

ST = Schmitt Trigger input with CMOS levels

OD = Open drain output

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

NPU = N-channel pull-up

No-P diode = No P-diode to VDD AN = Analog input or output

I = input O = output P = Power L = LCD Driver

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

FIGURE 2-5: OPTION_REG REGISTER (ADDRESS 81h)

					`	,		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit, read as '0'
								- n = Value at POR Reset
bit 7:	RBPU: PO							
	1 = PORTI				C. Calcondina and	L. Cala l		
				-	lividual port	latch value	es	
bit 6:	INTEDG: Interru				nin			
	0 = Interru							
bit 5:	TOCS: TMI	=			•			
	1 = Transit			•				
	0 = Interna	l instruction	on cycle o	clock (CLK	(OUT)			
bit 4:	TOSE: TM							
					on RA4/T00 on RA4/T00			
hit 2:			•		UII IXA 4 / I UX	oki bili		
bit 3:	PSA : Pres 1 = Presca							
	0 = Presca		•		module			
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits				
	Bit Value	TMR0 Ra	ate WD7	Γ Rate				
	000	1:2	1:					
	001 010	1:4 1:8	1:					
	010	1:8	1:					
	100	1:32		16				
	101	1:64		32				
	110 111	1 : 128 1 : 256	· .	64 128				
	111	1 : 250) '.	120				

3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[®] Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 5-bit wide bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

PORTA pins, RA3:0, are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

DOE	CHIAMIIC DDO	
BCF	STATUS, RP0	;
CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
BSF	STATUS, RPO	; Select Bank 1
MOVLW	0xEF	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<4> as outputs
BCF	STATUS, RPO	; Return to Bank 0

TABLE 3-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	PORTB I	ORTB Data Direction Register							1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

P	C1	6C7	712	<i> </i> 71	6
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	U

NOTES:


7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

FIGURE 7-3: CAPTURE MODE OPERATION BLOCK DIAGRAM



7.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCP output must be disabled by setting the TRISCCP<2> bit.

Note: If the RB3/CCP1 is configured as an output by clearing the TRISCCP<2> bit, a write to the DCCP bit can cause a capture condition.

7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off

MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
; value


7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is either:

- · driven High
- · driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 7-4: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as the CCP output by clearing the TRISCCP<2> bit.

Note: Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to the default low level. This is neither the PORTB I/O data latch nor the DATACCP latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The Special Event Trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The Special Event Trigger output of CCP1 also starts an A/D conversion (if the A/D module is enabled).

Note: The Special Event Trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 7-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
07h	DATACCP	_	_	_	_	_	DCCP	_	DT1CK	xxxx xxxx	xxxx xuxu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	_	CCP1IF	TMR2IF	TMR1IF	-0000	-0000
0Eh	TMR1L	Holding	Registe	r for the Lea	ast Significa	int Byte of th	ne 16-bit TI	MR1 Regis	ter	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding	Registe	r for the Mo	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	er	xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture	Compa	re/PWM Re	gister 1 (LS	B)				xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture	Compa	re/PWM Re	gister 1 (MS	SB)				xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
87h	TRISCCP	_	_	_	_	_	TCCP	_	TT1CK	xxxx x1x1	xxxx x1x1
8Ch	PIE1	_	ADIE	_	_	_	CCP1IE	TMR2IE	TMR1IE	-0000	-0000

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

7.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISCCP<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is neither the PORTB I/O data latch nor the DATACCP latch.

Figure 7-5 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 7.3.3** "**Set-Up for PWM Operation**".

FIGURE 7-5: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-6) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 7-6: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period =
$$[(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 \text{ prescale value})$$

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 6.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log(\frac{Fosc}{Fpwm})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PIC[®] Mid-Range Reference Manual, (DS33023).

8.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has four inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the $PIC^{@}$ Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 8-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 8-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

FIGURE 8-1: ADCON0 REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	R = Readable bit
bit7	7.5000			365	, , , , , , , , , , , , , , , , , , , ,		bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset
bit 7-6:	00 = Fose 01 = Fose 10 = Fose	C/2 C/8 C/32	, 2 00,,,, 6,		Select bits	cillator)		
bit 5-3:	000 = cha 001 = cha 010 = cha	annel 0, (F annel 1, (F annel 2, (F annel 3, (F	RA0/AN0) RA1/AN1) RA2/AN2) RA3/AN3)	el Select bi	ts			
bit 2:	GO/DON	E: A/D Co	nversion	Status bit				
		onversion			this bit starts (This bit is a		,	by hardware when the A/D

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

11.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and dsPIC30F family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

11.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, as well as internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

12.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings (†)


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1) (PDIP and SOIC)	1.0W
Total power dissipation (Note 1) (SSOP)	0.65W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (combined)	200 mA
Maximum current sourced by PORTA and PORTB (combined)	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)
 - 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 12-1: PIC16C712/716 VOLTAGE-FREQUENCY GRAPH, $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$





12.2 DC Characteristics: PIC16LC712/716-04 (Commercial, Industrial)

DC CHAI	RACTER	ISTICS	Standard Operating	•	•	nditions 0° -40°	
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
D001	VDD	Supply Voltage	2.5 VBOR*	_	5.5 5.5	V V	BOR enabled (Note 7)
D002*	VDR	RAM Data Retention Voltage ⁽¹⁾	_	1.5	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	_	_	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	_	4.35	V	BODEN bit set
D010 D010A	IDD	Supply Current ^(2,5)	_	2.0 22.5	3.8 48	mA μA	XT, RC osc modes FOSC = 4 MHz, VDD = 3.0V (Note 4) LP osc mode FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	IPD	Power-down Current ^(3,5)	_ _ _	7.5 0.9 0.9	30 5 5	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D022* D022A*	Δlwdt Δlbor	Module Differential Current ⁽⁶⁾ Watchdog Timer Brown-out Reset	_	6.0 TBD	20 200	μA μA	WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V
1A	Fosc	LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency	0 0 0 0	_ _ _ _	200 4 4 20	KHz MHz MHz MHz	All temperatures All temperatures All temperatures All temperatures

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested
- Note1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.
 - 4: For RC Osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.

DC CHARACTERISTICS

Operating temperature ≤ TA ≤ 0°C +70°C for commercial \leq TA \leq +85°C for industrial -40°C

 $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended

Operating voltage VDD range as described in DC spec Section 12.1 "DC Characteristics: PIC16C712/716-04 (Commercial, Industrial, Extended) PIC16C712/716-20 (Commercial, Industrial,

Extended)" and Section 12.2 "DC Characteristics: PIC16LC712/

716-04 (Commercial, Industrial)"

	710-04 (Commercial, muustial)								
Param	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
No.									
		Output Low Voltage							
D080	VOL	I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V,		
		·					-40°C to +85°C		
			_	_	0.6	V	IOL = 7.0 mA, VDD = 4.5V,		
							-40°C to +125°C		
D083		OSC2/CLKOUT	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V,		
		(RC Osc mode)					-40°C to +85°C		
			_	_	0.6	V	IOL = 1.2 mA, VDD = 4.5V,		
							-40°C to +125°C		
		Output High Voltage							
D090	Vон	I/O ports (Note 3)	VDD-0.7	_	_	V	IOH = -3.0 mA, VDD = 4.5V,		
							-40°C to +85°C		
			VDD-0.7	_	_	V	IOH = -2.5 mA, VDD = 4.5V,		
							-40°C to +125°C		
D092		OSC2/CLKOUT (RC Osc	VDD-0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V,		
		mode)					-40°C to +85°C		
			VDD-0.7	_	_	V	IOH = -1.0 mA, VDD = 4.5V,		
							-40°C to +125°C		
D150*	VOD	Open-Drain High Voltage	_	_	8.5	V	RA4 pin		
		Capacitive Loading Specs on							
		Output Pins							
D100	Cosc ₂	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when		
							external clock is used to drive		
						_	OSC1.		
D101	Cio	All I/O pins and OSC2 (in RC	_	_	50	pF			
		mode)							

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC Oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC MCU be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

FIGURE 12-5: CLKOUT AND I/O TIMING




TABLE 12-3: CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1¦ to CLKOUT¦		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT Ø to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ¦		Tosc + 200	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ¦		0	_	_	ns	Note 1
17*	TosH2ioV	OSC1¦ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2ioI	OSC1¦ (Q2 cycle) to Port input	Standard	100	_	_	ns	
18A*		invalid (I/O in hold time)	Extended (LC)	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1¦ (I/O in setup time)		0	1	1	ns	
20*	TioR	Port output rise time	Standard		10	40	ns	
20A*			Extended (LC)	_	_	80	ns	
21*	TioF	Port output fall time	Standard	_	10	40	ns	
21A*			Extended (LC)	_	1	80	ns	
22††*	TINP	INT pin high or low time		Tcy	l		ns	
23††*	TRBP	RB7:RB4 change INT high or low time		Tcy	_	_	ns	


^{*} These parameters are characterized but not tested.

Note1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edge.

FIGURE 12-10: A/D CONVERSION TIMING



Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
130	TAD	A/D clock period	Standard	1.6	_	_	μS	Tosc based, VREF ≥ 3.0V
			Extended (LC)	2.0	_	_	μS	Tosc based, VREF full range
			Standard	2.0	4.0	6.0	μS	A/D RC Mode
			Extended (LC)	3.0	6.0	9.0	μS	A/D RC Mode
131	TCNV	Conversion time (not in (Note 1)	cluding S/H time)	11	_	11	TAD	
132	TACQ	Acquisition time		(Note 2)	20	_	μS	
				5*		_	μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	Æ sample time	1.5 §	_	_	TAD	

^{*} These parameters are characterized but not tested.

TABLE 12-8: A/D CONVERSION REQUIREMENTS

Note 1: ADRES register may be read on the following TcY cycle.

^{: †} Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


^{: §} This specification ensured by design.

^{2:} See Section 9.1 "Configuration Bits" for min. conditions.

13.0 PACKAGING INFORMATION

13.1 Package Marking Information

18-Lead PDIP



18-Lead CERDIP Windowed



18-Lead SOIC (.300")



20-Lead SSOP



Example



Example



Example



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

© Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (@3)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Interrupt Sources	. 51. 61	XT	53.	58
A/D Conversion Complete		Oscillator, Timer1	,	
Block Diagram		Oscillator, WDT		
Capture Complete (CCP)		Р		
Compare Complete (CCP)	41	•		
Interrupt-on-Change (RB7:RB4)		Packaging		
RB0/INT Pin, External		Details		
TMR0 Overflow		Paging, Program Memory		
TMR1 Overflow		PCON Register		
TMR2 to PR2 Match		BOR BitPOR Bit		
TMR2 to PR2 Match (PWM)		PICSTART Plus Development Programmer		
Interrupts, Context Saving During Interrupts, Enable Bits	62	PIE1 Register		
A/D Converter Enable (ADIE Bit)	16	ADIE Bit		
CCP1 Enable (CCP1IE Bit)		CCP1IE Bit		
Global Interrupt Enable (GIE Bit)		TMR1IE Bit		
Interrupt-on-Change (RB7:RB4) Enable	,	TMR2IE Bit		
(RBIE Bit)	15, 62	Pin Functions		
Peripheral Interrupt Enable (PEIE Bit)		MCLR/VPP		. 6
RB0/INT Enable (INTE Bit)	15	RA0/AN0		. 6
TMR0 Overflow Enable (T0IE Bit)	15	RA1/AN1		
TMR1 Overflow Enable (TMR1IE Bit)		RA2/AN2		
TMR2 to PR2 Match Enable (TMR2IE Bit)	16	RA3/AN3/VREF		
Interrupts, Flag Bits		RA4/T0CKI		
A/D Converter Flag (ADIF Bit)		RB0/INT		
CCP1 Flag (CCP1IF Bit)	7, 40, 41	RB1 RB2		
Interrupt-on-Change (RB7:RB4) Flag	- 04 60	RB3		
(RBIF Bit)		RB4		
TMR0 Overflow Flag (T0IF Bit)		RB5		
TMR1 Overflow Flag (TMR1IF Bit)		RB6		
TMR2 to PR2 Match Flag (TMR2IF Bit)		RB7		
		VDD		
M		Vss		. 7
Master Clear (MCLR)		Pinout Descriptions		
MCLR Reset, Normal Operation 54	4, 58, 59	PIC16C712/716 Pinout Description		6
MCLR Reset, Sleep		PIR1 Register		
MCLR Reset, Sleep	54, 58	ADIF Bit		
Memory Organization	4.0	CCP1IF Bit		
Data Memory		TMR1IF Bit		
Program Memory Microchip Internet Web Site		TMR2IF Bit Pointer, FSR		
MPLAB ASM30 Assembler, Linker, Librarian		POR. See Power-on Reset		20
MPLAB ICD 2 In-Circuit Debugger		PORTA		
MPLAB ICE 2000 High-Performance Universal		Initialization		21
In-Circuit Emulator	71	PORTA Register		
MPLAB ICE 4000 High-Performance Universal		RA3:RA0 Port Pins		
In-Circuit Emulator	71	RA4/T0CKI Pin		22
MPLAB Integrated Development Environment Softwa	are 69	TRISA Register	12,	21
MPLAB PM3 Device Programmer	71	PORTB		
MPLINK Object Linker/MPLIB Object Librarian	70	Block Diagram of RB1/T1OSO/T1CKI Pin		
0		Block Diagram of RB2/T10SI Pin		25
	67	Block Diagram of RB3/CCP1 Pin		
OPCODE Field Descriptions		Initialization		
OPTION_REG Register INTEDG Bit		PORTB Register		
PS2:PS0 Bits		Pull-up Enable (RBPU Bit)		
PSA Bit		RB0/INT Edge Select (INTEDG Bit)RB0/INT Pin, External		
RBPU Bit		RB3:RB0 Port Pins		
TOCS Bit		RB7:RB4 Interrupt-on-Change		
TOSE Bit		RB7:RB4 Interrupt-on-Change Enable (RBIE Bit)		
Oscillator Configuration		RB7:RB4 Interrupt-on-Change Flag	,	
HS		(RBIF Bit)	24,	62
LP		RB7:RB4 Port Pins		
RC 53		TRISB Register	12,	23
Selection (FOSC1:FOSC0 Bits)	52			

PORTC	Brown-out Reset (BOR). See Brown-out Reset (BOR)	
TRISC Register 12	MCLR Reset. See MCLR	
Postscaler, Timer2	Power-on Reset (POR). See Power-on Reset (POR)	
Select (TOUTPS3:TOUTPS0 Bits)	Reset Conditions for All Registers 5	59
Postscaler, WDT	Reset Conditions for PCON Register 5	58
Assignment (PSA Bit) 14, 29	Reset Conditions for Program Counter5	
Block Diagram30	Reset Conditions for STATUS Register 5	
Rate Select (PS2:PS0 Bits) 14, 29	Timing Diagram8	
Switching Between Timer0 and WDT 30	WDT Reset. See Watchdog Timer (WDT)	
Power-down Mode. See Sleep	Revision History9) 5
Power-on Reset (POR) 51, 54, 55, 58, 59	·	
Oscillator Start-up Timer (OST)	S	
POR Status (POR Bit)	Sleep 6	34
Power Control (PCON) Register 58	Sleep	
Power-down (PD Bit)	Software Simulator (MPLAB SIM)	
Power-on Reset Circuit, External	Special Event Trigger. See Compare	•
·	Special Features of the CPU	5 1
Power-up Timer (PWRT)	Special Function Registers	
PWRT Enable (PWRTE Bit)		
Time-out (TO Bit)	Speed, Operating	
Time-out Sequence 57	Stack	
Time-out Sequence on Power-up 60	STATUS Register 11, 13, 6	
Timing Diagram 83	C Bit	
Prescaler, Capture 40	DC Bit 1	
Prescaler, Timer0	<u>IRP</u> Bit 1	13
Assignment (PSA Bit) 14, 29	PD Bit 13, 5	
Block Diagram 30	RP1:RP0 Bits 1	13
Rate Select (PS2:PS0 Bits) 14, 29	TO Bit 13, 5	54
Switching Between Timer0 and WDT 30	Z Bit 1	13
Prescaler, Timer1	<u> </u>	
Select (T1CKPS1:T1CKPS0 Bits)	Т	
Prescaler, Timer2	T1CON Register 11, 3	31
Select (T2CKPS1:T2CKPS0 Bits)	T1CKPS1:T1CKPS0 Bits	
	T1OSCEN Bit	
Product Identification System	T1SYNC Bit	
Program Counter	TMR1CS Bit	
PCL Register	TMR1ON Bit	
PCLATH Register 11, 19, 62		
Reset Conditions 58	T2CON Register	
Program Memory 9	T2CKPS1:T2CKPS0 Bits	
Interrupt Vector9	TMR2ON Bit	
Paging 9, 19	TOUTPS3:TOUTPS0 Bits	
Program Memory Map 9	Timer0 2	
Reset Vector 9	Block Diagram2	
Program Verification 65	Clock Source Edge Select (T0SE Bit) 14, 2	29
Programming, Device Instructions 67	Clock Source Select (T0CS Bit) 14, 2	29
PWM (CCP Module) 42	Overflow Enable (T0IE Bit) 1	5
Block Diagram 42	Overflow Flag (T0IF Bit) 15, 6	32
CCPR1H:CCPR1L Registers	Overflow Interrupt	32
Duty Cycle	Prescaler. See Prescaler, Timer0	
Example Frequencies/Resolutions	Timing Diagram 8	34
	TMR0 Register 1	
Output Diagram	Timer1	
Period	Block Diagram	
Set-Up for PWM Operation	Capacitor Selection	
TMR2 to PR2 Match		
TMR2 to PR2 Match Enable (TMR2IE Bit) 16	Clock Source Select (TMR1CS Bit)	
TMR2 to PR2 Match Flag (TMR2IF Bit)17	External Clock Input Sync (T1SYNC Bit)	
0	Module On/Off (TMR1ON Bit)	
Q	Oscillator	
Q-Clock	Oscillator Enable (T1OSCEN Bit)	
R	Overflow Enable (TMR1IE Bit) 1	
	Overflow Flag (TMR1IF Bit)1	
RAM. See Data Memory	Overflow Interrupt 31, 3	34
Reader Response	Prescaler. See Prescaler, Timer1	
Register File	Special Event Trigger (CCP)	ļ1
Register File Map 10	T1CON Register 11, 3	
Reset51, 54	Timing Diagram 8	
Block Diagram56	TMR1H Register	
5		

TMR1L Register	11, 31
Timer2	
Block Diagram	36
Postscaler. See Postscaler, Timer2	
PR2 Register	12, 36, 42
Prescaler. See Prescaler, Timer2	
T2CON Register	11, 36
TMR2 Register	11, 36
TMR2 to PR2 Match Enable (TMR2IE Bit)	16
TMR2 to PR2 Match Flag (TMR2IF Bit)	17
TMR2 to PR2 Match Interrupt	36, 37, 42
Timing Diagrams	
Time-out Sequence on Power-up	60
Wake-up from Sleep via Interrupt	65
Timing Diagrams and Specifications	81
A/D Conversion	87
Brown-out Reset (BOR)	83
Capture/Compare/PWM (CCP)	85
CLKOUT and I/O	82
External Clock	81
Oscillator Start-up Timer (OST)	83
Power-up Timer (PWRT)	83
Reset	83
Timer0 and Timer1	
Watchdog Timer (WDT)	83

W Wake-up from Sleep 51 Wake-up from Sleep 64 Interrupts 58, 59 MCLR Reset 59 Timing Diagram 65 WDT Reset59 Watchdog Timer (WDT)...... 51, 63 Block Diagram 63 Enable (WDTE Bit) 52, 63 Postscaler, See Postscaler, WDT Timing Diagram 83 WDT Reset, Normal Operation 54, 58, 59 WDT Reset, Sleep...... 54, 58, 59 WWW Address 101