E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

| Details | |
|----------------------------|------------------------------------------------------------------------------------------------|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM7® |
| Core Size | 16/32-Bit |
| Speed | 72MHz |
| Connectivity | CANbus, Ethernet, I ² C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 70 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 98K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2387fbd100-551 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
- Versatile pin function selections allow more possibilities for using on-chip peripheral functions.

3. Applications

- Industrial control
- Medical systems
- Protocol converter
- Communications

4. Ordering information

Table 1.Ordering information

| Type number | Package | | |
|---------------|---------|---------------------------------------------------------------------------------------|----------|
| | Name | Description | Version |
| LPC2387FBD100 | LQFP100 | plastic low profile quad flat package; 100 leads; body 14 \times 14 \times 1.4 mm | SOT407-1 |


4.1 Ordering options

Table 2.Ordering options

| Type number | | | | | | | | SD/ GP | | Channels | | | Temp | |
|---------------|------|----|---------------------|------------|-----|-------|------------------------------|--------|-----|----------|-----|-----|-------|------------------------|
| | (kB) | | Ethernet buffers | GP/ USB | RTC | Total | net device + 4 kB FIFO | | DMA | CAN | ADC | DAC | range | |
| LPC2387FBD100 | 512 | 64 | 16 | 16 | 2 | 98 | RMII | yes | yes | yes | 2 | 6 | 1 | -40 °C to +85 °C |

Single-chip 16-bit/32-bit MCU

5. Block diagram



| Symbol | Pin | Туре | Description |
|------------------------------------|-------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P1[18]/ | 32 ^[1] | I/O | P1[18] — General purpose digital input/output pin. |
| USB_UP_LED/ PWM1[1]/ CAP1[0] | | 0 | USB_UP_LED — USB GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled), or when host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when host is enabled and detects activity on the bus. |
| | | 0 | PWM1[1] — Pulse Width Modulator 1, channel 1 output. |
| | | I | CAP1[0] — Capture input for Timer 1, channel 0. |
| P1[19]/ | 33 <u>[1]</u> | I/O | P1[19] — General purpose digital input/output pin. |
| USB_TX_E1/ USB_PPWR1/ | | 0 | USB_TX_E1 — Transmit Enable signal for USB port 1 (OTG transceiver). |
| CAP1[1] | | 0 | USB_PPWR1 — Port Power enable signal for USB port 1. |
| | | I | CAP1[1] — Capture input for Timer 1, channel 1. |
| P1[20]/ | 34 <u>[1]</u> | I/O | P1[20] — General purpose digital input/output pin. |
| USB_TX_DP1/ PWM1[2]/SCK0 | | 0 | USB_TX_DP1 — D+ transmit data for USB port 1 (OTG transceiver). |
| | | 0 | PWM1[2] — Pulse Width Modulator 1, channel 2 output. |
| | | I/O | SCK0 — Serial clock for SSP0. |
| P1[21]/ | 35 <u>[1]</u> | I/O | P1[21] — General purpose digital input/output pin. |
| USB_TX_DM1/ PWM1[3]/SSEL0 | | 0 | USB_TX_DM1 — D- transmit data for USB port 1 (OTG transceiver). |
| 1 1111[0],00220 | | 0 | PWM1[3] — Pulse Width Modulator 1, channel 3 output. |
| | | I/O | SSEL0 — Slave Select for SSP0. |
| P1[22]/ | 36 <u>[1]</u> | I/O | P1[22] — General purpose digital input/output pin. |
| USB_RCV1/ USB_PWRD1/ | | I | USB_RCV1 — Differential receive data for USB port 1 (OTG transceiver). |
| MAT1[0] | | I | USB_PWRD1 — Power Status for USB port 1 (host power switch). |
| | | 0 | MAT1[0] — Match output for Timer 1, channel 0. |
| P1[23]/ | 37 <u>[1]</u> | I/O | P1[23] — General purpose digital input/output pin. |
| USB_RX_DP1/ PWM1[4]/MISO0 | | I | USB_RX_DP1 — D+ receive data for USB port 1 (OTG transceiver). |
| | | 0 | PWM1[4] — Pulse Width Modulator 1, channel 4 output. |
| | | I/O | MISO0 — Master In Slave Out for SSP0. |
| P1[24]/ | 38 <u>[1]</u> | I/O | P1[24] — General purpose digital input/output pin. |
| USB_RX_DM1/ PWM1[5]/MOSI0 | | I | USB_RX_DM1 — D- receive data for USB port 1 (OTG transceiver). |
| | | 0 | PWM1[5] — Pulse Width Modulator 1, channel 5 output. |
| | | I/O | MOSI0 — Master Out Slave in for SSP0. |
| P1[25]/ | 39 <u>[1]</u> | I/O | P1[25] — General purpose digital input/output pin. |
| USB_LS1/ USB_HSTEN1/ | | 0 | USB_LS1 — Low-speed status for USB port 1 (OTG transceiver). |
| MAT1[1] | | 0 | USB_HSTEN1 — Host Enabled status for USB port 1. |
| | | 0 | MAT1[1] — Match output for Timer 1, channel 1. |
| P1[26]/ | 40 <u>[1]</u> | I/O | P1[26] — General purpose digital input/output pin. |
| USB_SSPND1/ PWM1[6]/ | | 0 | USB_SSPND1 — USB port 1 bus suspend status (OTG transceiver). |
| CAP0[0] | | 0 | PWM1[6] — Pulse Width Modulator 1, channel 6 output. |
| | | Ι | CAP0[0] — Capture input for Timer 0, channel 0. |

Product data sheet

| | scription | continued | | |
|-----------------------------|--------------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Symbol | Pin | Туре | Description | |
| P2[4]/PWM1[5]/ | 69 <u>[1]</u> | I/O | P2[4] — General purpose digital input/output pin. | |
| DSR1/TRACESYN | IC | 0 | PWM1[5] — Pulse Width Modulator 1, channel 5 output. | |
| | | 1 | DSR1 — Data Set Ready input for UART1. | |
| | | 0 | TRACESYNC — Trace Synchronization. | |
| P2[5]/PWM1[6]/ | 68 <u>[1]</u> | I/O | P2[5] — General purpose digital input/output pin. | |
| DTR1/TRACEPKT | 0 | 0 | PWM1[6] — Pulse Width Modulator 1, channel 6 output. | |
| | | 0 | DTR1 — Data Terminal Ready output for UART1. | |
| | | 0 | TRACEPKT0 — Trace Packet, bit 0. | |
| P2[6]/PCAP1[0]/R | 1/ 67 <u>[1]</u> | I/O | P2[6] — General purpose digital input/output pin. | |
| TRACEPKT1 | | 1 | PCAP1[0] — Capture input for PWM1, channel 0. | |
| | | 1 | RI1 — Ring Indicator input for UART1. | |
| | | 0 | TRACEPKT1 — Trace Packet, bit 1. | |
| P2[7]/RD2/ | 66 <u>[1]</u> | I/O | P2[7] — General purpose digital input/output pin. | |
| RTS1/TRACEPKT | 2 | 1 | RD2 — CAN2 receiver input. | |
| | | 0 | RTS1 — Request to Send output for UART1. | |
| | | 0 | TRACEPKT2 — Trace Packet, bit 2. | |
| P2[8]/TD2/ | 65 <u>[1]</u> | I/O | P2[8] — General purpose digital input/output pin. | |
| TXD2/TRACEPKT | 3 | 0 | TD2 — CAN2 transmitter output. | |
| | | 0 | TXD2 — Transmitter output for UART2. | |
| | | 0 | TRACEPKT3 — Trace Packet, bit 3. | |
| P2[9]/ | 64 <u>[1]</u> | I/O | P2[9] — General purpose digital input/output pin. | |
| USB_CONNECT/ RXD2/EXTIN0 | | 0 | USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature. | |
| | | Ι | RXD2 — Receiver input for UART2. | |
| | | I | EXTIN0 — External Trigger Input. | |
| P2[10]/EINT0 | 53 <u>[6]</u> | I/O | P2[10] — General purpose digital input/output pin. | |
| | | | Note: LOW on this pin while RESET is LOW forces on-chip bootloader to take over control of the part after a reset. | |
| | | Ι | EINT0 — External interrupt 0 input. | |
| P2[11]/EINT1/ | 52 <u>[6]</u> | I/O | P2[11] — General purpose digital input/output pin. | |
| MCIDAT1/ I2STX_CLK | | Ι | EINT1 — External interrupt 1 input. | |
| | | 0 | MCIDAT1 — Data line for SD/MMC interface. | |
| | | I/O | I2STX_CLK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the l^2S -bus specification. | |
| P2[12]/EINT2/ | 51 <u>^[6]</u> | I/O | P2[12] — General purpose digital input/output pin. | |
| MCIDAT2/ | | Ι | EINT2 — External interrupt 2 input. | |
| I2STX_WS | | 0 | MCIDAT2 — Data line for SD/MMC interface. | |
| | | I/O | I2STX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the l^2S -bus specification. | |

Table 3. Pin description ...continued

FIQs have the highest priority. If more than one request is assigned to FIQ, the VIC ORs the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs, which include all interrupt requests that are not classified as FIQs, have a programmable interrupt priority. When more than one interrupt is assigned the same priority and occur simultaneously, the one connected to the lowest numbered VIC channel will be serviced first.

The VIC ORs the requests from all of the vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping to the address supplied by that register.

7.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the VIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any pin on port 0 and port 2 (total of 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a rising edge, a falling edge, or both. Such interrupt request coming from port 0 and/or port 2 will be combined with the EINT3 interrupt requests.

7.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 General purpose DMA controller

The GPDMA is an AMBA AHB compliant peripheral allowing selected LPC2387 peripherals to have DMA support.

The GPDMA enables peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receive. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the AHB master.

7.7.1 Features

- Two DMA channels. Each channel can support a unidirectional transfer.
- The GPDMA can transfer data between the 16 kB SRAM and peripherals such as the SD/MMC, two SSP, and I²S interfaces.

Additionally, any pin on port 0 and port 2 (total of 42 pins) providing a digital function can be programmed to generate an interrupt on a rising edge, a falling edge, or both. The edge detection is asynchronous, so it may operate when clocks are not present such as during Power-down mode. Each enabled interrupt can be used to wake up the chip from Power-down mode.

7.8.1 Features

- Bit level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.
- Backward compatibility with other earlier devices is maintained with legacy port 0 and port 1 registers appearing at the original addresses on the APB.

7.9 Ethernet

The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC designed to provide optimized performance through the use of DMA hardware acceleration. Features include a generous suite of control registers, half or full duplex operation, flow control, control frames, hardware acceleration for transmit retry, receive packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU.

The Ethernet block and the CPU share a dedicated AHB subsystem that is used to access the Ethernet SRAM for Ethernet data, control, and status information. All other AHB traffic in the LPC2387 takes place on a different AHB subsystem, effectively separating Ethernet activity from the rest of the system. The Ethernet DMA can also access the USB SRAM if it is not being used by the USB block.

The Ethernet block interfaces between an off-chip Ethernet PHY using the Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

7.9.1 Features

- Ethernet standards support:
 - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4.
 - Fully compliant with IEEE standard 802.3.
 - Fully compliant with 802.3x full duplex flow control and half duplex back pressure.
 - Flexible transmit and receive frame options.
 - Virtual Local Area Network (VLAN) frame support.
- Memory management:
 - Independent transmit and receive buffers memory mapped to shared SRAM.
 - DMA managers with scatter/gather DMA and arrays of frame descriptors.
 - Memory traffic optimized by buffering and pre-fetching.
- Enhanced Ethernet features:

7.17 SD/MMC card interface

The Secure Digital and Multimedia Card Interface (MCI) allows access to external SD memory cards. The SD card interface conforms to the SD Multimedia Card Specification Version 2.11.

7.17.1 Features

- The MCI provides all functions specific to the SD/MMC memory card. These include the clock generation unit, power management control, and command and data transfer.
- Conforms to Multimedia Card Specification v2.11.
- Conforms to Secure Digital Memory Card Physical Layer Specification, v0.96.
- Can be used as a multimedia card bus or a secure digital memory card bus host. The SD/MMC can be connected to several multimedia cards or a single secure digital memory card.
- DMA supported through the GPDMA controller.

7.18 I²C-bus serial I/O controllers

The LPC2387 contains three I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial CLock line (SCL), and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2387 supports bit rates up to 400 kbit/s (Fast I²C-bus).

7.18.1 Features

- I²C0 is a standard I²C compliant bus interface with open-drain pins.
- I²C1 and I²C2 use standard I/O pins and do not support powering off of individual devices connected to the same bus lines.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.

The LPC2387 also implements a separate power domain in order to allow turning off power to the bulk of the device while maintaining operation of the RTC and a small SRAM, referred to as the battery RAM.

7.24.4.1 Idle mode

In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.24.4.2 Sleep mode

In Sleep mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Sleep mode and the logic levels of chip pins remain static. The output of the IRC is disabled but the IRC is not powered down for a fast wake-up later. The 32 kHz RTC oscillator is not stopped because the RTC interrupts may be used as the wake-up source. The PLL is automatically turned off and disconnected. The CCLK and USB clock dividers automatically get reset to zero.

The Sleep mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Sleep mode reduces chip power consumption to a very low value. The flash memory is left on in Sleep mode, allowing a very quick wake-up.

On the wake-up of Sleep mode, if the IRC was used before entering Sleep mode, the code execution and peripherals activities will resume after 4 cycles expire. If the main external oscillator was used, the code execution will resume when 4096 cycles expire.

The customers need to reconfigure the PLL and clock dividers accordingly.

7.24.4.3 Power-down mode


Power-down mode does everything that Sleep mode does, but also turns off the IRC oscillator and the flash memory. This saves more power, but requires waiting for resumption of flash operation before execution of code or data access in the flash memory can be accomplished.

On the wake-up of Power-down mode, if the IRC was used before entering Power-down mode, it will take IRC 60 μ s to start-up. After this 4 IRC cycles will expire before the code execution can then be resumed if the code was running from SRAM. In the meantime, the flash wake-up timer then counts 4 MHz IRC clock cycles to make the 100 μ s flash start-up time. When it times out, access to the flash will be allowed. The customers need to reconfigure the PLL and clock dividers accordingly.


7.24.4.4 Deep power-down mode

Deep power-down mode is similar to the Power-down mode, but now the on-chip regulator that supplies power to the internal logic is also shut off. This produces the lowest possible power consumption without removing power from the entire chip. Since the Deep power-down mode shuts down the on-chip logic power supply, there is no register or memory retention, and resumption of operation involves the same activities as a full chip reset.

Single-chip 16-bit/32-bit MCU



10.2 Deep power-down mode



12. ADC electrical characteristics

Table 13. ADC electrical characteristics

 $V_{DDA} = 2.5$ V to 3.6 V; $T_{amb} = -40$ °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.

| | | | | • | | |
|---------------------|-------------------------------------|------------|-----------------|-----|------------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| VIA | analog input voltage | | 0 | - | V _{DDA} | V |
| C _{ia} | analog input capacitance | | - | - | 1 | pF |
| E _D | differential linearity error | | [1][2][3] | - | ±1 | LSB |
| E _{L(adj)} | integral non-linearity | | <u>[1][4]</u> _ | - | ±2 | LSB |
| E _O | offset error | | <u>[1][5]</u> | - | ±3 | LSB |
| E _G | gain error | | <u>[1][6]</u> _ | - | ±0.5 | % |
| ET | absolute error | | <u>[1][7]</u> _ | - | ±4 | LSB |
| R _{vsi} | voltage source interface resistance | | <u>[8]</u> - | - | 40 | kΩ |
| | | | | | | |

[1] Conditions: $V_{SSA} = 0 V$, $V_{DDA} = 3.3 V$.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 15.

[4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 15</u>.


[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See <u>Figure 15</u>.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 15.

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See <u>Figure 15</u>.

[8] See Figure 16.

Single-chip 16-bit/32-bit MCU




13. DAC electrical characteristics

Table 14. DAC electrical characteristics

 $V_{DDA} = 3.0$ V to 3.6 V; $T_{amb} = -40$ °C to +85 °C unless otherwise specified


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|------------------------------|------------|-----|------|-----|------|
| ED | differential linearity error | | - | ±1 | - | LSB |
| E _{L(adj)} | integral non-linearity | | - | ±1.5 | - | LSB |
| Eo | offset error | | - | 0.6 | - | % |
| E _G | gain error | | - | 0.6 | - | % |
| CL | load capacitance | | - | 200 | - | pF |
| RL | load resistance | | 1 | - | - | kΩ |

14. Application information




14.1 Suggested USB interface solutions

Fig 17. LPC2387 USB interface on a self-powered device




Single-chip 16-bit/32-bit MCU



14.2 Crystal oscillator XTAL input and component selection

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100 \text{ pF}$. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i / (C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (<u>Figure 22</u>), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTAL2 pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 23 and in Table 15 and Table 16. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L, C_L and R_S). Capacitance C_P in Figure 23 represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_{OSC} , C_L , R_S and C_P are supplied by the crystal manufacturer.

Single-chip 16-bit/32-bit MCU




Table 15.Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
components parameters): low frequency mode

| Fundamental oscillation frequency F _{OSC} | Crystal load capacitance C _L | Maximum crystal series resistance R _S | External load capacitors C _{X1} /C _{X2} |
|----------------------------------------------------|--------------------------------------------|-----------------------------------------------------|-----------------------------------------------------------|
| 1 MHz to 5 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 300 Ω | 39 pF, 39 pF |
| | 30 pF | < 300 Ω | 57 pF, 57 pF |
| 5 MHz to 10 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 200 Ω | 39 pF, 39 pF |
| | 30 pF | < 100 Ω | 57 pF, 57 pF |
| 10 MHz to 15 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 60 Ω | 39 pF, 39 pF |
| 15 MHz to 20 MHz | 10 pF | < 80 Ω | 18 pF, 18 pF |

Table 16.Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
components parameters): high frequency mode

| Fundamental oscillation frequency F _{OSC} | Crystal load capacitance C _L | Maximum crystal series resistance R _S | External load capacitors C _{X1} , C _{X2} |
|----------------------------------------------------|--------------------------------------------|-----------------------------------------------------|------------------------------------------------------------|
| 15 MHz to 20 MHz | 10 pF | < 180 Ω | 18 pF, 18 pF |
| | 20 pF | < 100 Ω | 39 pF, 39 pF |
| 20 MHz to 25 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 80 Ω | 39 pF, 39 pF |


Single-chip 16-bit/32-bit MCU

14.5 Standard I/O pin configuration

Figure 25 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Analog input (for ADC input channels)

The default configuration for standard I/O pins is input with pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.



15. Package outline




Fig 27. Package outline SOT407-1 (LQFP100)

16. Abbreviations

| Table 18. | Abbreviations |
|-----------|---------------------------------------------|
| Acronym | Description |
| ADC | Analog-to-Digital Converter |
| AHB | Advanced High-performance Bus |
| AMBA | Advanced Microcontroller Bus Architecture |
| APB | Advanced Peripheral Bus |
| BOD | BrownOut Detection |
| CAN | Controller Area Network |
| DAC | Digital-to-Analog Converter |
| DCC | Debug Communication Channel |
| DMA | Direct Memory Access |
| DSP | Digital Signal Processing |
| EOP | End Of Packet |
| ETM | Embedded Trace Macrocell |
| GP | General Purpose |
| GPIO | General Purpose Input/Output |
| IrDA | Infrared Data Association |
| JTAG | Joint Test Action Group |
| MII | Media Independent Interface |
| MIIM | Media Independent Interface Management |
| PHY | Physical Layer |
| PLL | Phase-Locked Loop |
| PWM | Pulse Width Modulator |
| RMII | Reduced Media Independent Interface |
| SE0 | Single Ended Zero |
| SPI | Serial Peripheral Interface |
| SSI | Serial Synchronous Interface |
| SSP | Synchronous Serial Port |
| TTL | Transistor-Transistor Logic |
| UART | Universal Asynchronous Receiver/Transmitter |
| USB | Universal Serial Bus |

18. Legal information

18.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Single-chip 16-bit/32-bit MCU

| 13 | DAC electrical characteristics | 51 |
|------|---------------------------------------------|----|
| 14 | Application information. | 52 |
| 14.1 | Suggested USB interface solutions | 52 |
| 14.2 | Crystal oscillator XTAL input and component | |
| | selection | 54 |
| 14.3 | RTC 32 kHz oscillator component selection | 56 |
| 14.4 | XTAL and RTCX Printed Circuit Board (PCB) | |
| | layout guidelines | |
| 14.5 | Standard I/O pin configuration | |
| 14.6 | Reset pin configuration | 58 |
| 15 | Package outline | 59 |
| 16 | Abbreviations | 60 |
| 17 | Revision history | 61 |
| 18 | Legal information | 63 |
| 18.1 | Data sheet status | 63 |
| 18.2 | Definitions | 63 |
| 18.3 | Disclaimers | 63 |
| 18.4 | Trademarks | 64 |
| 19 | Contact information | 64 |
| 20 | Contents | 65 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 October 2013 Document identifier: LPC2387