



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	30
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-HVQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f36b3ednp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notation of Numbers and Symbols 2.

r

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Name Registers, bits "register," "bit Examples	es, Bit Names, and Pin Names , and pins are referred to in the text by symbols. The symbol is accompanied by the word ," or "pin" to distinguish the three categories. the PM03 bit in the PM0 register P3_5 pin, VCC pin
(2)	Notation of Nu The indication values of singl appended to nu Examples	 Imbers "b" is appended to numeric values given in binary format. However, nothing is appended to the e bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is imeric values given in decimal format. Binary: 11b Hexadecimal: EFA0h Decimal: 1234

Address	Register	Symbol	Page
0188h	DMA0 Transfer Counter	TCR0	92
0189h			
018Ah			
018Bh			
018Ch	DMA0 Control Register	DM0CON	91
018Dh			
018Eh			
018Fh			
0190h	DMA1 Source Pointer	SAR1	
0191h			91
0192h			-
0193h			
0100h	DMA1 Destination Pointer	DAR1	
0105h	DiviAT Destination Forner	DART	02
01951			52
01901			
01970		7004	
0198h	DMA1 Transfer Counter	ICR1	92
0199h			-
019Ah			
019Bh			
019Ch	DMA1 Control Register	DM1CON	91
019Dh			
019Eh			
019Fh			
01A0h	DMA2 Source Pointer	SAR2	
01A1h			91
01A2h			0.
01/20			
01A31	DMA2 Deptingtion Deinter	DADO	
01A4h	DMA2 Destination Pointer	DARZ	00
01A5h			92
01A6h			
01A7h			
01A8h	DMA2 Transfer Counter	TCR2	92
01A9h			
01AAh			
01ABh			
01ACh	DMA2 Control Register	DM2CON	91
01ADh	-		
01AEh			
01AFh			
01B0h	DMA3 Source Pointer	SAR3	
01B1h		0, 110	01
			31
01B2II			
01630		D 4 D 4	
01B4h	DMA3 Destination Pointer	DAR3	
01B5h			92
01B6h			
01B7h			
01B8h	DMA3 Transfer Counter	TCR3	92
01B9h			02
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	91
01BDh			
01BEh	1		1
01BFh		1	1
01C0h			+
01C1b			+
01025			
01020		-	
			_
U1C4h			
01C5h			
01C6h			
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	123
01C9h	Timer B Count Source Select Register 1	TBCS1	123
01CAh			1
01CBh		1	1
			1

Address	Register	Symbol	Page
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	107
01D1h	Timer A Count Source Select Register 1	TACS1	107
01D2h	Timer A Count Source Select Register 2	TACS2	108
01D2h			100
01D3N			
01D4h			
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	108
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DEh			
01DCh			
01DDh			
01DFh			
01E0b			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h	Timer B Count Source Select Reaister 2	TBCS2	123
01F9h	Timer B Count Source Select Register 3	TBCS3	123
01E45	Sector Source Source Source Register S		120
UIEBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01E3b			
01546			
01⊢5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDb		ļ	
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206b	Interrupt Source Select Register 2	IFSR2A	76
02075		IESP	70
U∠U/N	interrupt Source Select Register	76'11	76
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	81
02055	Address Match Interrupt Enable Register 2	AIER2	Q1
020111	Address match menupt Linable Negistel 2		υI

Blank columns are all reserved space. No access is allowed.



Figure 1.4 48-Pin Assignment (Top View)



Address	Register	Symbol	After Reset
03DAh			
03DBh			
03DCh			
03DDh			
03DEh			
03DFh			
03E0h			
03E1h			
03E2h			
03E3h			
03E4h			
03E5h			
03E6h			
03E7h			
03E8h			
03E9h	Port P5 Register	P5	XXh
03EAh			
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h			
03F2h	Port P8 Direction Register	PD8	00h
03F3h			
03F4h	Port P10 Register ⁽²⁾	P10	XXh
03F5h			
03F6h	Port P10 Direction Register ⁽²⁾	PD10	00h
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
D000h to D09Fh			
D100h	Transmit RAM	TRANSMIT_RAM_START	
to			
D17Eh		TRANSMIT_RAM_END	
D17Fh			
D180h	Receive RAM	RECIEVE_RAM_START	
to D1FEb		RECIEVE RAM END	
D1FFh to D7FFh			

Table 4.14 SFR Information (14) ⁽¹⁾

FFFFFh NOTES:

1. The blank areas are reserved and cannot be accessed by users.

2. Reserved area in the 48-pin version. No access is allowed.

Option Function Select Address

3. The OFS1 address is set to FFh when a block including the OFS1 address is erased.



OFS1

(NOTE 3)

X: Undefined

5.5 **Internal Space**

Figure 5.3 shows CPU Register Status After Reset. Refer to 4. "Special Function Registers (SFRs)" for SFR states after reset.



Figure 5.3 **CPU Register Status After Reset**



6. Processor Mode

6.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode. Table 6.1 lists the Features of Processor Modes.

Table 6.1 Features of Processor Modes

Processor Modes	Access Space	Pins Which Are Assigned I/O Ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins

6.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin. Table 6.2 lists the Processor Mode After Hardware Reset.

Table 6.2 Processor Mode After Hardware Reset

CNVSS Pin Input Level	Processor Modes
VSS	Single-chip mode

Figures 6.1 to 6.3 show the processor mode associated registers. Figure 6.4 show the Memory Map in Single-Chip Mode.



Figure 6.1 PM0 Register



7 b6 b5 b4 b3 b2 b1 b0	Symbol FMR2	Add 022	ress 22h	After Reset XXXX0000b
	Bit Symbol	Bit Name	Function	RW
	 (b1-b0)	Reserved bits	Set to 0	RW
	FMR22	Slow read mode enable bit	0: Disabled 1: Enabled	RW
	FMR23	Low-current consumption read mode enable bit	0: Disabled 1: Enabled	RW
	 (b7-b4)	No register bits. If necessa	ry, set to 0. Read as undefined value.	_

7.4.4.2 Flash Memory Control Register 2 (FMR2)

FMR22 (Slow read mode enable bit) (b2)

This bit enables mode which reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR22 bit to 0 (slow read mode disabled).

To set the FMR22 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur before writing 1 and after writing 0.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change bits FMR22 and FMR23 at the same time.

FMR23 (Low current consumption read mode enable bit) (b3)

When this bit is set, the slow read mode reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR23 bit to 0 (low current consumption read mode disabled).

Low current consumption read mode can be used when the CM07 bit in the CM0 register is 1 (sub clock used as CPU clock). When the CM07 bit is 0, set the FMR23 bit to 0 (low current consumption read mode disabled).

To set the FMR23 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur before writing 1 and after writing 0.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change bits FMR22 and FMR23 at the same time.

When the FMR23 bit is 1, do not set the FMSTP bit in the FMR0 register to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

When the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled), do not enter wait mode or stop mode. To enter wait mode or stop mode, set the FMR23 bit to 0 (low current consumption read mode disabled) before entering.





Figure 9.13 Block Diagram of Key Input Interrupt



b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0	Symbol CSPR	Addre 037C	After Reset ⁽¹)	1)
	Bit Symbol	Bit Name	Function	RW
	 (b6-b0)	Reserved bits	Set to 0	RW
	CSPRO	Count source protection mode select bit ⁽²⁾	0: Count source protection mode disabled 1: Count source protection mode enabled	RW
ption Function	Select A Symbol OFS1	Address ⁽¹⁾ Addre FFFF	ss After Re	set
b6 b5 b4 b3 b2 b1 b0	Symbol OFS1	Addre	ss After Re	set
	Bit Symbol	Bit Name	Function	RW
L	Bit Symbol	Bit Name Watchdog timer start select bit ⁽³⁾	Function 0: Watchdog timer starts automatically after reset 1: Watchdog timer is in a stopped state after reset	RW RW
	Bit Symbol WDTON 	Bit Name Watchdog timer start select bit ⁽³⁾ Reserved bits	Function 0: Watchdog timer starts automatically after reset 1: Watchdog timer is in a stopped state after reset Set to 1	RW RW RW
	Bit Symbol WDTON (b2-b1) ROMCP1	Bit Name Watchdog timer start select bit ⁽³⁾ Reserved bits ROM code protection bit	Function 0: Watchdog timer starts automatically after reset 1: Watchdog timer is in a stopped state after reset Set to 1 0: ROM code protection enabled 1: ROM code protection disabled	RW RW RW
	Bit Symbol WDTON (b2-b1) ROMCP1 (b6-b4)	Bit Name Watchdog timer start select bit ⁽³⁾ Reserved bits ROM code protection bit Reserved bits	Function 0: Watchdog timer starts automatically after reset 1: Watchdog timer is in a stopped state after reset Set to 1 0: ROM code protection enabled 1: ROM code protection disabled Set to 1	RW RW RW RW

 The OFS1 address exists in flash memory. Set the values when writing a program.
 The OFS1 address is set to FFh when the block including the OFS1 address is erased.
 Set the WDTON bit to 0 (watchdog timer starts automatically after reset) when setting the CSPROINI bit to 0 (count source protection mode enabled after reset).







Count Start Flag) Symbol TABSR	Addre 0320	ss After Rese h 00h	ət
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 count start flag	0: Stop counting 1: Start counting	RW
	TA1S	Timer A1 count start flag		RW
	TA2S	Timer A2 count start flag		RW
	TA3S	Timer A3 count start flag		RW
	TA4S	Timer A4 count start flag		RW
	TB0S	Timer B0 count start flag		RW
	TB1S	Timer B1 count start flag		RW
l	TB2S	Timer B2 count start flag		RW
	Syr U	nbol DF	Address After R 0324h 00ł	eset
	Bit Symbol	Bit Name	Function	RW
	TA0UD	Timer A0 up/down flag	0: Decrement 1: Increment	RW
	TA1UD	Timer A1 up/down flag	1	RW
	TA2UD	Timer A2 up/down flag	Enabled during event counter mode (when not using two-phase pulse signal)	RW

NOTES:

1. Set the port direction bits for pins TA2IN to TA4IN and pins TA2OUT to TA4OUT to 0 (input mode).

2. When not using the two-phase pulse signal processing function, set the bit corresponding to Timer A2 to Timer A4 to 0.

disabled

enabled (1, 2)

0: Two-phase pulse signal processing

1: Two-phase pulse signal processing

3. 64-pin version only.

TA3UD

TA4UD

TA2P

TA3P

TA4P

Timer A3 up/down flag

Timer A4 up/down flag Timer A2 two-phase

pulse signal processing select bit ⁽³⁾

pulse signal processing

Timer A3 two-phase

Timer A4 two-phase pulse signal processing

select bit (3)

select bit (3)





RW

RW

RW

RW

RW

13.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 13.18 shows Serial Data Logic Switching.

(1) When the UiLCH Bit in the UiC1 Register = 0 (No Reverse)
Transfer Clock "H"
TXDi "H" <u>100 D1 D2 D3 D4 D5 D6 D7</u> (No Reverse) "L"
(2) When the UiLCH Bit in the UiC1 Register = 1 (Reverse)
Transfer Clock "H"
TXDi "H" Y D0 Y D1 Y D3 Y D5 Y D6 Y D7 (Reverse) "L" "L"
This applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge of the transfer clock), and the UFORM bit in the UiC0 register = 0 (LSB first) i = 0 to 2

Figure 13.18 Serial Data Logic Switching

13.1.1.6 Transfer Clock Output from Multiple Pins (UART1)

Use bits CLKMD1 to CLKMD0 in the UCON register to select one of the two transfer clock output pins (refer to **Figure 13.19**). This function can be used when the selected transfer clock for UART1 is an internal clock.



Figure 13.19 Transfer Clock Output from Multiple Pins





Figure 13.21 Transmit Timing in UART Mode

RENESAS

Desister	Dit	Function		
Register	Bit	Master	Slave	
UiTB	0 to 7	Set transmission data	Set transmission data	
UiRB ⁽³⁾	0 to 7	Reception data can be read	Reception data can be read	
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit	
	ABT	Arbitration lost detection flag	Invalid	
	OER	Overrun error flag	Overrun error flag	
UiBRG	0 to 7	Set a bit rate	Invalid	
UiMR ⁽³⁾	SMD2 to SMD0	Set to 010b	Set to 010b	
	CKDIR	Set to 0	Set to 1	
	IOPOL	Set to 0	Set to 0	
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid	
	CRS	Invalid because CRD = 1	Invalid because CRD = 1	
	TXEPT	Transmit register empty flag	Transmit register empty flag	
	CRD (4)	Set to 1	Set to 1	
	NCH	Set to 1 ⁽²⁾	Set to 1 ⁽²⁾	
	CKPOL	Set to 0	Set to 0	
	UFORM	Set to 1	Set to 1	
UiC1	TE	Set this bit to 1 to enable transmission	Set this bit to 1 to enable transmission	
	ТΙ	Transmit buffer empty flag	Transmit buffer empty flag	
	RE	Set this bit to 1 to enable reception	Set this bit to 1 to enable reception	
	RI	Reception complete flag	Reception complete flag	
	UiIRS ⁽¹⁾	Invalid	Invalid	
	UiRRM ⁽¹⁾ , UiLCH, UiERE	Set to 0	Set to 0	
UiSMR	IICM	Set to 1	Set to 1	
	ABC	Select the timing at which arbitration lost is detected	Invalid	
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to 0	Set to 0	
UiSMR2	IICM2	Refer to Table 13.13 "I ² C Mode Functions"	Refer to Table 13.13 "I ² C Mode Functions"	
	CSC	Set this bit to 1 to enable clock synchronization	Set to 0	
	SWC	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	
	ALS	Set this bit to 1 to have SDAi output stopped when arbitration lost is detected	Set to 0	
	STAC	Set to 0	Set this bit to 1 to initialize UARTi at start condition detection	
	SWC2	Set this bit to 1 to have SCLi output forcibly pulled low	Set this bit to 1 to have SCLi output forcibly pulled low	
	SDHI	Set this bit to 1 to disable SDAi output	Set this bit to 1 to disable SDAi output	
	7	Set to 0	Set to 0	

Table 13.11 Registers Used and Settings in I²C Mode (1)

i = 0 to 2

NOTES:

- 1. Set the bit 4 and bit 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
- 3. Set the bits not listed above to 0 when writing to the registers in I²C mode.
- When using UART1 in I²C mode and enabling the CTS/RTS separate function of UART0, set the CRD bit in the U1C0 register to 0 (CTS/RTS enabled) and the CRS bit to 0 (CTS input).

RENESAS

15.2.26 Time Stamp Registers

These registers are for storing the timer value when frame reception is completed.

The count value on completion of reception is automatically stored in time stamp registers.

The time stamp value is retained until the next reception is completed.

When reading these registers, the time stamp value corresponding to the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register is read.



Figure 15.35 Timer Stamp Register Configuration



15.3.5 Baseband Startup Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.
 Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.
 Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Allow a delay until the IDLE interrupt is generated (delay until the wait time set in the BBIDLEWAIT register has elapsed from step [2]).

15.3.6 Baseband Shutdown Procedure Example

- [1] Set 0 (OFF) in the RFPWRON bit in the BBRFCON register.
- [2] Set 0 (baseband functions disabled) in the BBEN bit in the BBCON register.













20. Precautions

20.1 SFR

20.1.1 Register Settings

Table 20.1 lists Registers with Write-Only Bits. Set these registers with immediate values. When establishing a next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Register	Symbol	Address
Watchdog timer reset register	WDTR	037Dh
Watchdog timer start register	WDTS	037Eh
UART0 bit rate register	U0BRG	0249h
UART1 bit rate register	U1BRG	0259h
UART2 bit rate register	U2BRG	0269h
UART0 transmit buffer register	U0TB	024Bh to 024Ah
UART1 transmit buffer register	U1TB	025Bh to 025Ah
UART2 transmit buffer register	U2TB	026Bh to 026Ah
Timer A0 register	TA0	0327h to 0326h
Timer A1 register	TA1	0329h to 0328h
Timer A2 register	TA2	032Bh to 032Ah
Timer A3 register	TA3	032Dh to 032Ch
Timer A4 register	TA4	032Fh to 032Eh

Table 20.1 Registers with Write-Only Bits



20.5.4 Changing an Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). To use an interrupt, change the interrupt generate factor, and then be sure to clear the IR bit for that interrupt to 0 (interrupt not requested).

Changing the interrupt generate factor referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the source, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 20.2 shows the Procedure for Changing the Interrupt Generate Factor.



Figure 20.2 Procedure for Changing the Interrupt Generate Factor

20.5.5 INT Interrupt

- Either an "L" level of at least tw(INL) width or an "H" level of at least tw(INH) width is necessary for the signal input to pins INT0 through INT1 regardless of the CPU operation clock.
- If the POL bit in registers INTOIC to INT1IC or bits IFSR1 to IFSR0 in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.