



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit
Speed	50MHz
Connectivity	I ² C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc11u35fbd64-401

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
 - Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, Power-down, and Deep power-down modes.
 - Power profiles residing in boot ROM provide optimized performance and minimized power consumption for any given application through one simple function call.
 - Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
 - Processor wake-up from Deep-sleep and Power-down modes via reset, selectable GPIO pins, watchdog interrupt, or USB port activity.
 - ◆ Processor wake-up from Deep power-down mode using one special function pin.
 - Power-On Reset (POR).
 - Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- Temperature range –40 °C to +85 °C.
- Available as LQFP64, LQFP48, TFBGA48, and HVQFN33 packages.

3. Applications

- Consumer peripherals
- Medical

Industrial control

- Handheld scanners
- USB audio devices

4. Ordering information

Table 1.Ordering information

Type number	Package	Package							
	Name	Description	Version						
LPC11U34FHN33/311	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC11U34FBD48/311	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC11U34FHN33/421	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC11U34FBD48/421	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC11U35FHN33/401	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC11U35FBD48/401	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC11U35FBD64/401	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2						
LPC11U35FHI33/501	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 \times 5 \times 0.85 mm	n/a						
LPC11U35FET48/501	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body 4.5 \times 4.5 \times 0.7 mm	SOT1155-2						
LPC11U36FBD48/401	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2						

32-bit ARM Cortex-M0 microcontroller

Block diagram 5.



32-bit ARM Cortex-M0 microcontroller

Product data sheet

32-bit ARM Cortex-M0 microcontroller

Table 3. Pin description

Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64		Reset state [1]	Туре	Description
SWCLK/PIO0_10/SCK0/ CT16B0_MAT2	19	E7	29	38	[3]	I; PU	1	SWCLK — Serial wire clock and test clock TCK for JTAG interface.
						-	I/O	PIO0_10 — General purpose digital input/output pin.
						-	0	SCK0 — Serial clock for SSP0.
						-	0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
TDI/PIO0_11/AD0/	21	D8	32	42	[6]	I; PU	I	TDI — Test Data In for JTAG interface.
CT32B0_MAT3						-	I/O	PIO0_11 — General purpose digital input/output pin.
						-	I	AD0 — A/D converter, input 0.
						-	0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
TMS/PIO0_12/AD1/	22	C7	33	44	[6]	I; PU	I	TMS — Test Mode Select for JTAG interface.
CT32B1_CAP0						-	I/O	PIO_12 — General purpose digital input/output pin.
						-	I	AD1 — A/D converter, input 1.
						-	I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
TDO/PIO0_13/AD2/	23	C8	34	45	[6]	I; PU	0	TDO — Test Data Out for JTAG interface.
CT32B1_MAT0						-	I/O	PIO0_13 — General purpose digital input/output pin.
						-	I	AD2 — A/D converter, input 2.
						-	0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
TRST/PIO0_14/AD3/	24	B7	35	46	[6]	I; PU	I	TRST — Test Reset for JTAG interface.
CT32B1_MAT1						-	I/O	PIO0_14 — General purpose digital input/output pin.
						-	I	AD3 — A/D converter, input 3.
						-	0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO0_15/AD4/	25	B6	39	52	[6]	I; PU	I/O	SWDIO — Serial wire debug input/output.
CT32B1_MAT2						-	I/O	PIO0_15 — General purpose digital input/output pin.
						-	I	AD4 — A/D converter, input 4.
						-	0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO0_16/AD5/	26	A6	40	53	[6]	I; PU	I/O	PIO0_16 — General purpose digital input/output pin.
CT32B1_MAT3/IOH_8/						-	I	AD5 — A/D converter, input 5.
WAREOF						-	0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
						-	I/O	IOH_8 — I/O Handler input/output 8. (LPC11U37HFBD64/401 only.)
						-	I	WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode, then pull LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.

7. Functional description

7.1 On-chip flash programming memory

The LPC11U3x contain up to 128 kB on-chip flash program memory. The flash can be programmed using In-System Programming (ISP) or In-Application Programming (IAP) via the on-chip boot loader software.

The flash memory is divided into 4 kB sectors with each sector consisting of 16 pages. Individual pages can be erased using the IAP erase page command.

7.2 EEPROM

The LPC11U3x contain 4 kB of on-chip byte-erasable and byte-programmable EEPROM data memory. The EEPROM can be programmed using In-Application Programming (IAP) via the on-chip boot loader software.

7.3 SRAM

The LPC11U3x contain a total of 8 kB, 10 kB, or 12 kB on-chip static RAM memory.

On the LPC11U37HFBD64/401, the 2 kB SRAM1 region at location 0x2000 0000 to 0x2000 07FFF is used for the I/O Handler software library. Do not use this memory location for data or other user code.

7.4 On-chip ROM

The on-chip ROM contains the boot loader and the following Application Programming Interfaces (APIs):

- In-System Programming (ISP) and In-Application Programming (IAP) support for flash including IAP erase page command.
- IAP support for EEPROM
- USB API
- Power profiles for configuring power consumption and PLL settings
- 32-bit integer division routines

7.5 Memory map

The LPC11U3x incorporates several distinct memory regions, shown in the following figures. <u>Figure 6</u> shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB (Advanced High-performance Bus) peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB (Advanced Peripheral Bus) peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This addressing scheme allows simplifying the address decoding for each peripheral.

32-bit ARM Cortex-M0 microcontroller

Fig 6. LPC11U3x memory map

7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC11U3x, the NVIC supports 24 vectored interrupts.

- Four programmable interrupt priority levels, with hardware priority level masking.
- Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but can have several interrupt flags. Individual interrupt flags can also represent more than one interrupt source.

7.7 IOCON block

The IOCON block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Connect peripherals to the appropriate pins before activating the peripheral and before enabling any related interrupt. Activity of any enabled peripheral function that is not mapped to a related pin is treated as undefined.

7.7.1 Features

- Programmable pull-up, pull-down, or repeater mode.
- All GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled.
- Programmable pseudo open-drain mode.
- Programmable 10 ns glitch filter on pins PIO0_22, PIO0_23, and PIO0_11 to PIO0_16. The glitch filter is turned on by default.
- Programmable hysteresis.
- Programmable input inverter.

7.8 General-Purpose Input/Output GPIO

The GPIO registers control device pin functions that are not connected to a specific peripheral function. Pins can be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC11U3x use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Any GPIO pin providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

The GPIO block consists of three parts:

- 1. The GPIO ports.
- 2. The GPIO pin interrupt block to control eight GPIO pins selected as pin interrupts.
- Two GPIO group interrupt blocks to control two combined interrupts from all GPIO pins.

7.8.1 Features

- GPIO pins can be configured as input or output by software.
- All GPIO pins default to inputs with interrupt disabled at reset.
- Pin registers allow pins to be sensed and set individually.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Any pin or pins in each port can trigger a port interrupt.

7.9 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. The host controller initiates all transactions.

The LPC11U3x USB interface consists of a full-speed device controller with on-chip PHY (PHYsical layer) for device functions.

Remark: Configure the LPC11U3x in default power mode with the power profiles before using the USB (see <u>Section 7.18.5.1</u>). Do not use the USB with the part in performance, efficiency, or low-power mode.

7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. If enabled, an interrupt is generated.

7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with USB 2.0 specification (full speed).
- Supports 10 physical (5 logical) endpoints including one control endpoint.
- Single and double buffering supported.
- Each non-control endpoint supports bulk, interrupt, or isochronous endpoint types.
- Supports wake-up from Deep-sleep mode and Power-down mode on USB activity and remote wake-up.
- Supports SoftConnect.

7.10 I/O Handler (LPC11U37HFBD64/401 only)

The I/O Handler is a software library-supported hardware engine for emulating serial interfaces and off-loading the CPU for processing-intensive functions. The I/O Handler can emulate, among others, DMA and serial interfaces such as UART, I²C, or I²S with no or very low additional CPU load. The software libraries are available with supporting

7.18.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC11U3x, use the system oscillator to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.18.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is ± 40 % (see also Table 13).

7.18.2 System PLL and USB PLL

The LPC11U3x contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz. To support this frequency range, an additional divider keeps the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider can be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset. Software can enable the PLL later. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.18.3 Clock output

The LPC11U3x feature a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.18.4 Wake-up process

The LPC11U3x begin operation by using the 12 MHz IRC oscillator as the clock source at power-up and when awakened from Deep power-down mode . This mechanism allows chip operation to resume quickly. If the application uses the main oscillator or the PLL, software must enable these components and wait for them to stabilize. Only then can the system use the PLL and main oscillator as a clock source.

7.18.5 Power control

The LPC11U3x support various power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate can also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This power control mechanism allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals. This register allows fine-tuning of power

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage (core and external rail)	[2]	-0.5	+4.6	V
VI	input voltage	$ \begin{array}{ll} 5 \mbox{ V tolerant digital I/O pins;} & \underline{\mbox{[5][2]}} \\ V_{DD} \geq 1.8 \mbox{ V} \end{array} $	-0.5	+5.5	V
		V _{DD} = 0 V	-0.5	+3.6	V
		5 V tolerant open-drain pins [2][4] PIO0_4 and PIO0_5	-0.5	+5.5	
V _{IA}	analog input voltage	pin configured as analog input [2] [3]	-0.5	4.6	V
I _{DD}	supply current	per supply pin	-	100	mA
I _{SS}	ground current	per ground pin	-	100	mA
I _{latch}	I/O latch-up current	−(0.5V _{DD}) < V _I < (1.5V _{DD}); T _j < 125 °C	-	100	mA
T _{stg}	storage temperature	non-operating [6]	-65	+150	°C
T _{j(max)}	maximum junction temperature		-	150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{ESD}	electrostatic discharge voltage	human body model; all pins [7]	-	+6500	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

c) The limiting values are stress ratings only. Operating the part at these values is not recommended, and proper operation is not guaranteed. The conditions for functional operation are specified in <u>Table 5</u>.

- [2] Maximum/minimum voltage above the maximum operating voltage (see <u>Table 5</u>) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.
- [3] See <u>Table 6</u> for maximum operating voltage.
- [4] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.
- [5] Including voltage on outputs in 3-state mode.
- [6] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.
- [7] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
I _{OL}	LOW-level output	V _{OL} = 0.4 V	4	-	-	mA
	current	$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V [13	<u> </u> -	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ ^{[13}	l -	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 \text{ V};$ $2.0 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-15	-50	-85	μA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	-10	-50	-85	μA
		$V_{DD} < V_I < 5 V$	0	0	0	μA
High-dri	ve output pin (PIO0_7)	1	-+	-	I	
IIL	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
IIH	HIGH-level input current	$V_I = V_{DD}$; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	$ \begin{array}{ll} \mbox{pin configured to provide a digital} & \underline{[11]} \\ \mbox{function; } V_{DD} \geq 1.8 \ V & \underline{[12]} \end{array} $	0	-	5.0	V
		V _{DD} = 0 V	0	-	3.6	V
Vo	output voltage	output active	0	-	V _{DD}	V
VIH	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output	$2.5~V \leq V_{DD} \leq 3.6~V;~I_{OH}$ = $-20~mA$	$V_{DD}-0.4$	-	-	V
	voltage	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \text{ I}_{\text{OH}} = -12 \text{ mA}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output	$2.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; \text{ I}_{OL} = 4 \text{ mA}$	-	-	0.4	V
	voltage	1.8 V \leq V _{DD} < 2.0 V; I _{OL} = 3 mA	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	20	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$\label{eq:Volume} \begin{split} V_{OL} &= 0.4 \ V \\ 2.0 \ V \leq V_{DD} \leq 3.6 \ V \end{split}$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [13	1 -	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA

Table 5. Static characteristics ...continued

 $T_{\text{omb}} = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, unless otherwise specified.

33 of 77

32-bit ARM Cortex-M0 microcontroller

32-bit ARM Cortex-M0 microcontroller

10.3 Internal oscillators

Table 12. Dynamic characteristics: IRC

 $T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C; 2.7 \ V \le V_{DD} \le 3.6 \ V_{11}.$

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

Fig 22. Internal RC oscillator frequency versus temperature

Table 13. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
f _{osc(int)}	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 ^[2] in the WDTOSCCTRL register;][3]	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF [2] in the WDTOSCCTRL register][3]	-	2300	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

32-bit ARM Cortex-M0 microcontroller

10.7 USB interface

Table 17. Dynamic characteristics: USB pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D + \text{ to } V_{DD}; 3.0 \text{ V} \le V_{DD} \le 3.6 \text{ V}.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %	8.5	-	13.8	ns
t _f	fall time	10 % to 90 %	7.7	-	13.7	ns
t _{FRFM}	differential rise and fall time matching	t _r / t _f	-	-	109	%
V _{CRS}	output signal crossover voltage		1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see <u>Figure 26</u>	160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see <u>Figure 26</u>	-2	-	+5	ns
t _{JR1}	receiver jitter to next transition		–18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
t _{EOPR}	EOP width at receiver	must accept as [1] EOP; see Figure 26	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

For a bus-powered device, the VBUS signal does not need to be connected to the USB_VBUS pin (see Figure 28). The USB_CONNECT function can additionally be connected as shown in Figure 27 to prevent the USB from timing out when there is a significant delay between power-up and handling USB traffic.

Remark: When a bus-powered circuit as shown in <u>Figure 28</u> is used, configure the <u>PIO0_3/USB_VBUS</u> pin for GPIO (PIO0_3) in the IOCON block to ensure that the USB_CONNECT signal can still be controlled by software. For details on the soft-connect feature, see the *LPC11U3x user manual* (Ref. 1).

Remark: When a self-powered circuit is used without connecting VBUS, configure the PIO0_3/USB_VBUS pin for GPIO (PIO0_3) and provide software that can detect the host presence through some other mechanism before enabling USB_CONNECT and the soft-connect feature. Enabling the soft-connect without host presence will lead to USB compliance failure.

Under nominal operating condition $V_{DD} = 3.3$ V and with the maximum sampling frequency fs = 400 kHz, the parameters assume the following values:

$$\begin{split} &C_{ia} = 1 \text{ pF (max)} \\ &R_{mux} = 2 \text{ k}\Omega \text{ (max)} \\ &R_{sw} = 1.3 \text{ k}\Omega \text{ (max)} \\ &C_{io} = 7.1 \text{ pF (max)} \end{split}$$

The effective input impedance with these parameters is $R_{in} = 308 \text{ k}\Omega$.

11.7 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 6</u>:

- The ADC input trace must be short and as close as possible to the LPC11U3x chip.
- Shield The ADC input traces from fast switching digital signals and noisy power supply lines.
- The ADC and the digital core share the same power supply. Therefore, filter the power supply line adequately.
- To improve the ADC performance in a noisy environment, put the device in Sleep mode during the ADC conversion.

11.8 I/O Handler software library applications

The following sections provide application examples for the I/O Handler software library. All library examples make use of the I/O Handler hardware to extend the functionality of the part through software library calls. The libraries are available on http://www.LPCware.com.

11.8.1 I/O Handler I²S

The I/O Handler software library provides functions to emulate an I²S master transmit interface using the I/O Handler hardware block.

The emulated I²S interface loops over a 1 kB buffer, transmitting the datawords according to the I²S protocol. Interrupts are generated every time when the first 512 bytes have been transmitted and when the last 512 bytes have been transmitted. This allows the ARM core to load the free portion of the buffer with new data, thereby enabling streaming audio.

Two channels with 16-bit per channel are supported. The code size of the software library is 1 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

11.8.2 I/O Handler UART

The I/O Handler UART library emulates one additional full-duplex UART. The emulated UART can be configured for 7 or 8 data bits, no parity, and 1 or 2 stop bits. The baud rate is configurable up to 115200 baud. The RXD signal is available on three I/O Handler pins (IOH_6, IOH_16, IOH_20), while TXD and CTS are available on all 21 I/O Handler pins.

The code size of the software library is about 1.2 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

All information provided in this document is subject to legal disclaimers.

LPC11U3X

© NXP Semiconductors N.V. 2017. All rights reserved.

NXP Semiconductors

LPC11U3x

32-bit ARM Cortex-M0 microcontroller

NXP Semiconductors

LPC11U3x

32-bit ARM Cortex-M0 microcontroller

71 of 77

32-bit ARM Cortex-M0 microcontroller

19. Contents

1	General description 1
2	Features and benefits 1
3	Applications 3
4	Ordering information 3
4.1	Ordering options 4
5	Block diagram
6	Pinning information
6.1	Pinning
6.2	Pin description 10
7	Functional description 17
7.1	On-chip flash programming memory 17
7.2	EEPROM
7.3	SRAM 17
7.4	On-chip ROM
7.5	Memory map 17
7.6	Nested Vectored Interrupt Controller (NVIC) . 18
7.6.1	Features
7.6.2	Interrupt sources
7.7	IOCON block 19
7.7.1	Features
7.8	General-Purpose Input/Output GPIO 19
7.8.1	LISP interface 20
7.9	USD Intendee 20 Full-speed USB device controller 20
7.9.1	Features 20
7.10	I/O Handler (I PC11U37HFBD64/401 only) 20
7.11	USART
7.11.1	Features
7.12	SSP serial I/O controller
7.12.1	Features
7.13	I ² C-bus serial I/O controller
7.13.1	Features
7.14	10-bit ADC 22
7.14.1	Features
7.15	General purpose external event
7 4 5 4	counter/timers
7.15.1	Features
7.16	System tick timer
7.17	
7 1 2	Clocking and power control 24
7 18 1	Integrated oscillators 24
7 18 1 1	Internal RC oscillator 25
7.18 1 2	System oscillator
7.18.1.3	Watchdog oscillator
7.18.2	System PLL and USB PLL
7.18.3	Clock output
	-

7.18.4	Wake-up process	26
7.18.5	Power control	26
7.18.5.1	Power profiles	27
7.18.5.2	Sleep mode	27
7.18.5.3	Deep-sleep mode	27
7.18.5.4	Power-down mode	27
7.18.5.5	Deep power-down mode	28
7.18.6	System control	28
7.18.6.1	Reset	28
7.18.6.2	Brownout detection	28
7.18.6.3	Code security (Code Read Protection - CRP)	28
7.18.6.4	APB interface	29
7.18.6.5	AHBLite	29
7.18.6.6	External interrupt inputs	29
7.19	Emulation and debugging	30
8	Limiting values	31
9	Static characteristics	32
9.1	BOD static characteristics	38
92	Power consumption	38
9.3	Peripheral power consumption	41
9.4	Electrical pin characteristics.	43
10	Dynamic characteristics	46
10 1	Flash memory	46
10.1	External clock	46
10.2		/7
10.0		18
10.4	l ² C-bus	48
10.6	SSP interface	50
10.0	USB interface	53
11	Application information	5/
11 1	Suggested USB interface solutions	5/
11.1		56
11.2	XTAL Printed-Circuit Board (PCB) lavout	50
11.5	quidelines	57
11 /	Standard I/O pad configuration	58
11.4	Reset pad configuration	50
11.5		50
11.0		60
11.7	I/O Handler software library applications	60
11.0	I/O Handler I/O	60
11.0.1		60
11.0.2		61
11.0.3		61
11.0.4		01
12		62
13	Soldering	67
14	Abbreviations	72

continued >>