E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc11u37fbd64-401

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number Package							
	Name	Description	Version				
LPC11U36FBD64/401	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC11U37FBD48/401	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2				
LPC11U37HFBD64/401	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC11U37FBD64/501	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				

Table 1. Ordering information ...continued

4.1 Ordering options

Table 2. Ordering options

Type number		B		kB KB								s	
	Flash in kB	EEPROM in k	SRAM0 in kB	USB SRAM ir	SRAM1 in kB	Total SRAM in kB⊡	I/O Handler	USART	I ² C-bus FM+	SSP	USB device	ADC channel	GPIO pins
LPC11U34FHN33/311	40	4	8	-	-	8	no	1	1	2	1	8	26
LPC11U34FBD48/311	40	4	8	-	-	8	no	1	1	2	1	8	40
LPC11U34FHN33/421	48	4	8	2	-	10	no	1	1	2	1	8	26
LPC11U34FBD48/421	48	4	8	2	-	10	no	1	1	2	1	8	40
LPC11U35FHN33/401	64	4	8	2	-	10	no	1	1	2	1	8	26
LPC11U35FBD48/401	64	4	8	2	-	10	no	1	1	2	1	8	40
LPC11U35FBD64/401	64	4	8	2	-	10	no	1	1	2	1	8	54
LPC11U35FHI33/501	64	4	8	2	2 <u>[1]</u>	12	no	1	1	2	1	8	26
LPC11U35FET48/501	64	4	8	2	2 <u>[1]</u>	12	no	1	1	2	1	8	40
LPC11U36FBD48/401	96	4	8	2	-	10	no	1	1	2	1	8	40
LPC11U36FBD64/401	96	4	8	2	-	10	no	1	1	2	1	8	54
LPC11U37FBD48/401	128	4	8	2	-	10	no	1	1	2	1	8	40
LPC11U37HFBD64/401	128	4	8	2	2 <u>[2]</u>	10	yes	1	1	2	1	8	54
LPC11U37FBD64/501	128	4	8	2	2 <u>[1]</u>	12	no	1	1	2	1	8	54

[1] For general-purpose use.

[2] For I/O Handler use only.

32-bit ARM Cortex-M0 microcontroller

Table 3. **Pin description**

Table 3. Pin description	n							
Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64		Reset state [1]	Туре	Description
PIO0_17/RTS/	30	A3	45	60	[3]	I; PU	I/O	PIO0_17 — General purpose digital input/output pin.
CT32B0_CAP0/SCLK						-	0	RTS — Request To Send output for USART.
						-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
						-	I/O	SCLK — Serial clock input/output for USART in synchronous mode.
PIO0_18/RXD/	31	B3	46	61	[3]	I; PU	I/O	PIO0_18 — General purpose digital input/output pin.
CT32B0_MAT0						-	I	RXD — Receiver input for USART. Used in UART ISP mode.
						-	0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO0_19/TXD/	32	B2	47	62	[3]	I; PU	I/O	PIO0_19 — General purpose digital input/output pin.
CT32B0_MAT1						-	0	TXD — Transmitter output for USART. Used in UART ISP mode.
						-	0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO0_20/CT16B1_CAP0	7	F2	9	11	[3]	I; PU	I/O	PIO0_20 — General purpose digital input/output pin.
						-	I	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO0_21/CT16B1_MAT0/	12	G4	17	22	[3]	I; PU	I/O	PIO0_21 — General purpose digital input/output pin.
MOSI1						-	0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
						-	I/O	MOSI1 — Master Out Slave In for SSP1.
PIO0_22/AD6/	20	E8	30	40	[6]	I; PU	I/O	PIO0_22 — General purpose digital input/output pin.
CT16B1_MAT1/MISO1						-	I	AD6 — A/D converter, input 6.
						-	0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
						-	I/O	MISO1 — Master In Slave Out for SSP1.
PIO0_23/AD7/IOH_9	27	A5	42	56	[6]	I; PU	I/O	PIO0_23 — General purpose digital input/output pin.
						-	I	AD7 — A/D converter, input 7.
						-	I/O	IOH_9 — I/O Handler input/output 9. (LPC11U37HFBD64/401 only.)
PIO1_0/CT32B1_MAT0/	-	-	-	1	[3]	I; PU	I/O	PIO1_0 — General purpose digital input/output pin.
IOH_10						-	0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
						-	I/O	IOH_10 — I/O Handler input/output 10. (LPC11U37HFBD64/401 only.)
PIO1_1/CT32B1_MAT1/	-	-	-	17	[3]	I; PU	I/O	PIO1_1 — General purpose digital input/output pin.
IOH_11						-	0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
						-	I/O	IOH_11 — I/O Handler input/output 11. (LPC11U37HFBD64/401 only.)
PIO1_2/CT32B1_MAT2/	-	-	-	34	[3]	I; PU	I/O	PIO1_2 — General purpose digital input/output pin.
IOH_12						-	0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
						-	I/O	IOH_12 — I/O Handler input/output 12. (LPC11U37HFBD64/401 only.)

32-bit ARM Cortex-M0 microcontroller

Table 3. Pin description

Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64		Reset state [1]	Туре	e Description	
PIO1_3/CT32B1_MAT3/	-	-	-	50	[3]	I; PU	I/O	PIO1_3 — General purpose digital input/output pin.	
IOH_13						-	0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.	
						-	I/O	IOH_13 — I/O Handler input/output 13. (LPC11U37HFBD64/401 only.)	
PIO1_4/CT32B1_CAP0/	-	-	-	16	[3]	I; PU	I/O	PIO1_4 — General purpose digital input/output pin.	
IOH_14						-	I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.	
						-	I/O	IOH_14 — I/O Handler input/output 14. (LPC11U37HFBD64/401 only.)	
PIO1_5/CT32B1_CAP1	-	H8	-	32	[3]	I; PU	I/O	PIO1_5 — General purpose digital input/output pin.	
/IOH_15						-	I	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.	
						-	I/O	IOH_15 — I/O Handler input/output 15. (LPC11U37HFBD64/401 only.)	
PIO1_6/IOH_16	-	-	-	64	[3]	I; PU	I/O	PIO1_6 — General purpose digital input/output pin.	
						-	I/O	IOH_16 — I/O Handler input/output 16. (LPC11U37HFBD64/401 only.)	
PIO1_7/IOH_17	-	-	-	6	[3]	I; PU	I/O	PIO1_7 — General purpose digital input/output pin.	
						-	I/O	IOH_17 — I/O Handler input/output 17. (LPC11U37HFBD64/401 only.)	
PIO1_8/IOH_18	-	-	-	39	[3]	I; PU	I/O	PIO1_8 — General purpose digital input/output pin.	
						-	I/O	IOH_18 — I/O Handler input/output 18. (LPC11U37HFBD64/401 only.)	
PIO1_9	-	-	-	55	[3]	I; PU	I/O	PIO1_9 — General purpose digital input/output pin.	
PIO1_10	-	-	-	12	[3]	I; PU	I/O	PIO1_10 — General purpose digital input/output pin.	
PIO1_11	-	-	-	43	[3]	I; PU	I/O	PIO1_11 — General purpose digital input/output pin.	
PIO1_12	-	-	-	59	[3]	I; PU	I/O	PIO1_12 — General purpose digital input/output pin.	
PIO1_13/DTR/	-	B8	36	47	[3]	I; PU	I/O	PIO1_13 — General purpose digital input/output pin.	
CT16B0_MAT0/TXD						-	0	DTR — Data Terminal Ready output for USART.	
						-	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
						-	0	TXD — Transmitter output for USART.	
PIO1_14/DSR/	-	A8	37	49	[3]	I; PU	I/O	PIO1_14 — General purpose digital input/output pin.	
CT16B0_MAT1/RXD						-	I	DSR — Data Set Ready input for USART.	
						-	0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	
						-	I	RXD — Receiver input for USART.	
PIO1_15/DCD/	28	A4	43	57	[3]	I; PU	I/O	PIO1_15 — General purpose digital input/output pin.	
CT16B0_MAT2/SCK1							I	DCD — Data Carrier Detect input for USART.	
						-	0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.	
						-	I/O	SCK1 — Serial clock for SSP1.	

32-bit ARM Cortex-M0 microcontroller

Table 3.Pin description

Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64		Reset state [1]	Туре	Description
PIO1_28/CT32B0_CAP0/	-	H7	24	31	[3]	I; PU	I/O	PIO1_28 — General purpose digital input/output pin.
SCLK						-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
						-	I/O	SCLK — Serial clock input/output for USART in synchronous mode.
PIO1_29/SCK0/	-	D7	31	41	[3]	I; PU	I/O	PIO1_29 — General purpose digital input/output pin.
CT32B0_CAP1						-	I/O	SCK0 — Serial clock for SSP0.
						-	I	CT32B0_CAP1 — Capture input 1 for 32-bit timer 0.
PIO1_31	-	-	25	-	[3]	I; PU	I/O	PIO1_31 — General purpose digital input/output pin.
USB_DM	13	G5	19	25	[7]	F	-	USB_DM — USB bidirectional D– line.
USB_DP	14	H5	20	26	[7]	F	-	USB_DP — USB bidirectional D+ line.
XTALIN	4	D1	6	8	<u>[8]</u>	-	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5	E1	7	9	[8]	-	-	Output from the oscillator amplifier.
V _{DD}	6; 29	B4; E2	8; 44	10; 33; 48; 58		-	-	Supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
V _{SS}	33	B5; D2	5; 41	7; 54	_	-	-	Ground.

Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled;
 F = floating; If the pins are not used, tie floating pins to ground or power to minimize power consumption.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 32</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 31).

[4] I²C-bus pin compliant with the I²C-bus specification for I²C standard mode, I²C Fast-mode, and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I²C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see <u>Figure 31</u>); includes high-current output driver.

[6] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 31</u>); includes digital input glitch filter.

[7] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[8] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). Leave XTALOUT floating.

7. Functional description

7.1 On-chip flash programming memory

The LPC11U3x contain up to 128 kB on-chip flash program memory. The flash can be programmed using In-System Programming (ISP) or In-Application Programming (IAP) via the on-chip boot loader software.

The flash memory is divided into 4 kB sectors with each sector consisting of 16 pages. Individual pages can be erased using the IAP erase page command.

7.2 EEPROM

The LPC11U3x contain 4 kB of on-chip byte-erasable and byte-programmable EEPROM data memory. The EEPROM can be programmed using In-Application Programming (IAP) via the on-chip boot loader software.

7.3 SRAM

The LPC11U3x contain a total of 8 kB, 10 kB, or 12 kB on-chip static RAM memory.

On the LPC11U37HFBD64/401, the 2 kB SRAM1 region at location 0x2000 0000 to 0x2000 07FFF is used for the I/O Handler software library. Do not use this memory location for data or other user code.

7.4 On-chip ROM

The on-chip ROM contains the boot loader and the following Application Programming Interfaces (APIs):

- In-System Programming (ISP) and In-Application Programming (IAP) support for flash including IAP erase page command.
- IAP support for EEPROM
- USB API
- Power profiles for configuring power consumption and PLL settings
- 32-bit integer division routines

7.5 Memory map

The LPC11U3x incorporates several distinct memory regions, shown in the following figures. <u>Figure 6</u> shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB (Advanced High-performance Bus) peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB (Advanced Peripheral Bus) peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This addressing scheme allows simplifying the address decoding for each peripheral.

consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.18.5.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC11U3x for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

Remark: When using the USB, configure the LPC11U3x in Default mode.

7.18.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and can generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, by memory systems and related controllers, and by internal buses.

7.18.5.3 Deep-sleep mode

In Deep-sleep mode, the LPC11U3x is in Sleep-mode and all peripheral clocks and all clock sources are off except for the IRC. The IRC output is disabled unless the IRC is selected as input to the watchdog timer. In addition all analog blocks are shut down and the flash is in stand-by mode. In Deep-sleep mode, the application can keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection.

The LPC11U3x can wake up from Deep-sleep mode via reset, selected GPIO pins, a watchdog timer interrupt, or an interrupt generating USB port activity.

Deep-sleep mode saves power and allows for short wake-up times.

7.18.5.4 Power-down mode

In Power-down mode, the LPC11U3x is in Sleep-mode and all peripheral clocks and all clock sources are off except for watchdog oscillator if selected. In addition all analog blocks and the flash are shut down. In Power-down mode, the application can keep the BOD circuit running for BOD protection.

The LPC11U3x can wake up from Power-down mode via reset, selected GPIO pins, a watchdog timer interrupt, or an interrupt generating USB port activity.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage (core and external rail)	[2]	-0.5	+4.6	V
VI	input voltage	$ \begin{array}{ll} 5 \mbox{ V tolerant digital I/O pins;} & \underline{\mbox{[5][2]}} \\ V_{DD} \geq 1.8 \mbox{ V} \end{array} $	-0.5	+5.5	V
		V _{DD} = 0 V	-0.5	+3.6	V
		5 V tolerant open-drain pins [2][4] PIO0_4 and PIO0_5	-0.5	+5.5	
V _{IA}	analog input voltage	pin configured as analog input [2] [3]	-0.5	4.6	V
I _{DD}	supply current	per supply pin	-	100	mA
I _{SS}	ground current	per ground pin	-	100	mA
I _{latch}	I/O latch-up current	−(0.5V _{DD}) < V _I < (1.5V _{DD}); T _j < 125 °C	-	100	mA
T _{stg}	storage temperature	non-operating [6]	-65	+150	°C
T _{j(max)}	maximum junction temperature		-	150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{ESD}	electrostatic discharge voltage	human body model; all pins [7]	-	+6500	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

c) The limiting values are stress ratings only. Operating the part at these values is not recommended, and proper operation is not guaranteed. The conditions for functional operation are specified in <u>Table 5</u>.

- [2] Maximum/minimum voltage above the maximum operating voltage (see <u>Table 5</u>) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.
- [3] See <u>Table 6</u> for maximum operating voltage.
- [4] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.
- [5] Including voltage on outputs in 3-state mode.
- [6] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.
- [7] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

32-bit ARM Cortex-M0 microcontroller

$amb = -40^{\circ}C$ to +65 °C unless otherwise spectred, ADC frequency 4.5 MHz, $v_{DD} = 2.5^{\circ}V$ to 3.6 V.								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IA}	analog input voltage		0	-	V _{DD}	V		
C _{ia}	analog input capacitance		-	-	1	pF		
E _D	differential linearity error	[1][2]	-	-	±1	LSB		
E _{L(adj)}	integral non-linearity	[3]	-	-	±1.5	LSB		
E _O	offset error	[4]	-	-	±3.5	LSB		
E _G	gain error	[5]	-	-	0.6	%		
E _T	absolute error	[6]	-	-	±4	LSB		
R _{vsi}	voltage source interface resistance		-	-	40	kΩ		
R _i	input resistance	[7][8]	-	-	2.5	MΩ		

Table 6. ADC static characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise specified; ADC frequency 4.5 MHz, $V_{DD} = 2.5 \text{ V}$ to 3.6 V.

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 8.

[3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 8</u>.

[4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.

[5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See <u>Figure 8</u>.

[6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.

[7] $T_{amb} = 25 \text{ °C}$; maximum sampling frequency $f_s = 400 \text{ kSamples/s}$ and analog input capacitance $C_{ia} = 1 \text{ pF}$.

[8] Input resistance R_i depends on the sampling frequency fs: $R_i = 1 / (f_s \times C_{ia})$.

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

10.7 USB interface

Table 17. Dynamic characteristics: USB pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D + \text{ to } V_{DD}; 3.0 \text{ V} \le V_{DD} \le 3.6 \text{ V}.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %	8.5	-	13.8	ns
t _f	fall time	10 % to 90 %	7.7	-	13.7	ns
t _{FRFM}	differential rise and fall time matching	t _r / t _f	-	-	109	%
V _{CRS}	output signal crossover voltage		1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see Figure 26	160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 26	-2	-	+5	ns
t _{JR1}	receiver jitter to next transition		-18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
t _{EOPR}	EOP width at receiver	must accept as [1] EOP; see Figure 26	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.



11.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100 \text{ pF}$. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode, couple the input clock signal with a capacitor of 100 pF (<u>Figure 29</u>), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This signal corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 30 and in Table 18 and Table 19. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (L, C_L and R_S represent the fundamental frequency). Capacitance C_P in Figure 30 represents the parallel package capacitance and must not be larger than 7 pF. Parameters F_{OSC} , C_L , R_S and C_P are supplied by the crystal manufacturer.



LPC11U3X

56 of 77

32-bit ARM Cortex-M0 microcontroller

Table 18.	Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
	components parameters) low frequency mode

Fundamental oscillation frequency F _{OSC}	Crystal load capacitance C _L	Maximum crystal series resistance R _S	External load capacitors C _{X1} , C _{X2}
1 MHz to 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF
5 MHz to 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 200 Ω	39 pF, 39 pF
	30 pF	< 100 Ω	57 pF, 57 pF
10 MHz to 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 60 Ω	39 pF, 39 pF
15 MHz to 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF

Table 19. Recommended values for C_{χ_1}/C_{χ_2} in oscillation mode (crystal and external components parameters) high frequency mode

Fundamental oscillation frequency F _{OSC}	Crystal load capacitance C _L	Maximum crystal series resistance R _S	External load capacitors C _{X1} , C _{X2}
15 MHz to 20 MHz	10 pF	< 180 Ω	18 pF, 18 pF
	20 pF	< 100 Ω	39 pF, 39 pF
20 MHz to 25 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 80 Ω	39 pF, 39 pF

11.3 XTAL Printed-Circuit Board (PCB) layout guidelines

Follow these guidelines for PCB layout:

- Connect the crystal on the PCB as close as possible to the oscillator input and output pins of the chip.
- Take care that the load capacitors C_{x1}, C_{x2}, and C_{x3} in case of third overtone crystal use have a common ground plane.
- Connect the external components to the ground plain.
- To keep parasitics and the noise coupled in via the PCB as small as possible, keep loops as small as possible.
- Choose smaller values of C_{x1} and C_{x2} if parasitics of the PCB layout increase.

Under nominal operating condition $V_{DD} = 3.3$ V and with the maximum sampling frequency fs = 400 kHz, the parameters assume the following values:

$$\begin{split} &C_{ia} = 1 \text{ pF (max)} \\ &R_{mux} = 2 \text{ k}\Omega \text{ (max)} \\ &R_{sw} = 1.3 \text{ k}\Omega \text{ (max)} \\ &C_{io} = 7.1 \text{ pF (max)} \end{split}$$

The effective input impedance with these parameters is $R_{in} = 308 \text{ k}\Omega$.

11.7 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 6</u>:

- The ADC input trace must be short and as close as possible to the LPC11U3x chip.
- Shield The ADC input traces from fast switching digital signals and noisy power supply lines.
- The ADC and the digital core share the same power supply. Therefore, filter the power supply line adequately.
- To improve the ADC performance in a noisy environment, put the device in Sleep mode during the ADC conversion.

11.8 I/O Handler software library applications

The following sections provide application examples for the I/O Handler software library. All library examples make use of the I/O Handler hardware to extend the functionality of the part through software library calls. The libraries are available on http://www.LPCware.com.

11.8.1 I/O Handler I²S

The I/O Handler software library provides functions to emulate an I²S master transmit interface using the I/O Handler hardware block.

The emulated I²S interface loops over a 1 kB buffer, transmitting the datawords according to the I²S protocol. Interrupts are generated every time when the first 512 bytes have been transmitted and when the last 512 bytes have been transmitted. This allows the ARM core to load the free portion of the buffer with new data, thereby enabling streaming audio.

Two channels with 16-bit per channel are supported. The code size of the software library is 1 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

11.8.2 I/O Handler UART

The I/O Handler UART library emulates one additional full-duplex UART. The emulated UART can be configured for 7 or 8 data bits, no parity, and 1 or 2 stop bits. The baud rate is configurable up to 115200 baud. The RXD signal is available on three I/O Handler pins (IOH_6, IOH_16, IOH_20), while TXD and CTS are available on all 21 I/O Handler pins.

The code size of the software library is about 1.2 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

All information provided in this document is subject to legal disclaimers.

LPC11U3X

© NXP Semiconductors N.V. 2017. All rights reserved.

32-bit ARM Cortex-M0 microcontroller



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Fig 35. Package outline HVQFN33 (7 x 7 x 0.85 mm)

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M0 microcontroller



Fig 37. Package outline LQFP48 (SOT313-2)

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M0 microcontroller

14. Abbreviations

Table 20. Abbre	viations
Acronym	Description
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
RC	Resistor-Capacitor
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
ТАР	Test Access Port
USART	Universal Synchronous Asynchronous Receiver/Transmitter

15. References

- [1] LPC11U3x User manual UM10462: http://www.nxp.com/documents/user_manual/UM10462.pdf
- [2] LPC11U3x Errata sheet: http://www.nxp.com/documents/errata_sheet/ES_LPC11U3X.pdf

16. Revision history

Document ID	Rolozso dato	Data shoot status	Change notice	Supersedes	
	20170208	Braduct data shoot	onange notice		
LPC1103X V.2.3	20170206	the 4 "Concerned description": Coffware literation for exulting 1// LPC 1103X V.2.2			
Modifications:	 Opdated Section 1 "General description": Software libraries for multiple I/O Handler applications are available on <u>nxp.com</u>. 				
LPC11U3X v.2.2	20140311	Product data sheet	-	LPC11U3X v.2.1	
Modifications:	 Use of USB_CONNECT signal explained in Section 11.1 "Suggested USB interface solutions". Open-drain I²C-bus and RESET pin descriptions clarified. See Table 3. 				
LPC11U3X v.2.1	20131230	Product data sheet	-	LPC11U3X v.2	
Modifications:		Add reserved function to pins PIO0_8/MISO0/CT16B0_MAT0/R/IOH_6 and PIO0_9/MOSI0/CT16B0_MAT1/R/IOH_7.			
LPC11U3X v.2	20131125	Product data sheet	-	LPC11U3X v.1.1	
Modifications:		Part LPC11U37HFBD64	/401 with I/O handle	er added.	
		 Additional I/O Handler pin functions added in Table 3. 			
		 Typical range of watchdog oscillator frequency changed to 9.4 kHz to 2.3 MHz.See Table 13. 			
		Section 11.8 "I/O Handler software library applications" added.			
		 Updated Section 11.1 "Suggested USB interface solutions" for clarity. 			
		 Condition V_{DD} = 0 V added to Parameter V₁ in Table 5 for clarity. 			
LPC11U3X v.1.1	20130924	Product data sheet	-	LPC11U3X v.1	
Modifications:		• Removed the footnote "The peak current is limited to 25 times the corresponding maximum current." in Table 4.			
		 Table 3: Added "5 V tolerant pad" to RESET/PIO0_0 table note. 			
		 Table 7: Removed BOD interrupt level 0. 			
		 Programmable glitch filter is enabled by default. See Section 7.7.1. 			
		 Added Section 11.6 "ADC effective input impedance". 			
		Table 5 "Static characteristics" added Pin capacitance section.			
		 Updated Section 11.1 "Suggested USB interface solutions". 			
		Table 4 "Limiting values":			
		 Updated V_{DD} min and max. 			
		– Updated V _I conditions.			
		• Table 10 "EEPROM characteristics":			
		 Removed f_{clk} and t_{er}; the user does not have control over these parameters. 			
		 Changed the t_{prog} from 1.1 ms to 2.9 ms; the EEPROM IAP always does an erase and program, thus the total program time is t_{er} + t_{prog}. 			
		 Changed title of Figure 29 from "USB interface on a self-powered device" to "USB interface with soft-connect". 			
		 Section 10.7 "USB interface" added. Parameter t_{EOPR1} and t_{EOPR2} renamed to t_{EOPR}. 			
LPC11U3X v.1	20120420	Product data sheet	-	-	

Table 21. Revision history