



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB  |
| Peripherals                | Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, POR, PWM, WDT   |
| Number of I/O              | 37  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 16x12b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151c6t6atr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151c6t6atr</a> |

|           |   |     |
|-----------|---|-----|
| Table 48. | I <sup>2</sup> C characteristics . . . . .  | 89  |
| Table 49. | SCL frequency ( $f_{PCLK1}$ = 32 MHz, $V_{DD}$ = VDD_I2C = 3.3 V) . . . . .                                 | 90  |
| Table 50. | SPI characteristics . . . . .   | 91  |
| Table 51. | USB startup time . . . . .  | 93  |
| Table 52. | USB DC electrical characteristics . . . . .   | 94  |
| Table 53. | USB: full speed electrical characteristics . . . . .  | 94  |
| Table 54. | ADC clock frequency . . . . .   | 95  |
| Table 55. | ADC characteristics . . . . .   | 95  |
| Table 56. | ADC accuracy . . . . .  | 97  |
| Table 57. | Maximum source impedance $R_{AIN}$ max . . . . .  | 99  |
| Table 58. | DAC characteristics . . . . .   | 100 |
| Table 59. | Temperature sensor calibration values . . . . .   | 102 |
| Table 60. | Temperature sensor characteristics . . . . .  | 102 |
| Table 61. | Comparator 1 characteristics . . . . .  | 103 |
| Table 62. | Comparator 2 characteristics . . . . .  | 104 |
| Table 63. | LCD controller characteristics . . . . .  | 105 |
| Table 64. | LQPF100 14 x 14 mm, 100-pin low-profile quad flat package<br>mechanical data . . . . .                      | 107 |
| Table 65. | LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data . . . . .                           | 109 |
| Table 66. | LQFP48 7 x 7 mm, 48-pin low-profile quad flat package mechanical data . . . . .                             | 113 |
| Table 67. | UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data . . . . .  | 116 |
| Table 68. | UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array<br>package mechanical data . . . . . | 118 |
| Table 69. | UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules . . . . .                                     | 119 |
| Table 70. | TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array<br>package mechanical data . . . . .        | 121 |
| Table 71. | TFBGA64 5 x 5 mm, 0.5 mm pitch, recommended PCB design rules . . . . .                                      | 122 |
| Table 72. | Thermal characteristics . . . . .   | 124 |
| Table 73. | Ordering information scheme . . . . .   | 126 |
| Table 74. | Document revision history . . . . .   | 127 |

## 2.1 Device overview

Table 2. Ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A device features and peripheral counts

| Peripheral                                    |                  | STM32L15xCxxxA   |    |     | STM32L15xRxxxA                                       |    |     | STM32L15xVxxxA    |     |
|---|------------------|--|----|-----|--|----|-----|-------------------|-----|
| Flash (Kbytes)                                |                  | 32   | 64 | 128 | 32   | 64 | 128 | 64                | 128 |
| Data EEPROM (Kbytes)                          |                  | 4  |    |     |  |    |     |                   |     |
| RAM (Kbytes)                                  |                  | 16   | 32 | 32  | 16   | 32 | 32  | 32                | 32  |
| Timers  | General-purpose  | 6  |    |     |  |    |     |                   |     |
|   | Basic            | 2  |    |     |  |    |     |                   |     |
| Communication interfaces                      | SPI              | 2  |    |     |  |    |     |                   |     |
|   | I <sup>2</sup> C | 2  |    |     |  |    |     |                   |     |
|   | USART            | 3  |    |     |  |    |     |                   |     |
|   | USB              | 1  |    |     |  |    |     |                   |     |
| GPIOs   |                  | 37   |    |     | 51/50 <sup>(1)</sup>                                 |    |     | 83                |     |
| 12-bit synchronized ADC<br>Number of channels |                  | 1<br>14 channels   |    |     | 1<br>20/19 channels <sup>(1)</sup>                   |    |     | 1<br>24 channels  |     |
| 12-bit DAC<br>Number of channels              |                  | 2<br>2   |    |     |  |    |     |                   |     |
| LCD (STM32L152xxxxA Only)<br>COM x SEG        |                  | 4x16   |    |     | 4x32/4x31 <sup>(1)</sup><br>8x28/8x27 <sup>(1)</sup> |    |     | 4x44<br>8x40      |     |
| Comparator                                    |                  | 2  |    |     |  |    |     |                   |     |
| Capacitive sensing channels                   |                  | 13   |    |     | 20   |    |     |                   |     |
| Max. CPU frequency                            |                  | 32 MHz   |    |     |  |    |     |                   |     |
| Operating voltage                             |                  | 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option<br>1.65 V to 3.6 V without BOR option    |    |     |  |    |     |                   |     |
| Operating temperatures                        |                  | Ambient operating temperatures: −40 to +85 °C / −40 to + 105 °C<br>Junction temperature: -40 to +110°C |    |     |  |    |     |                   |     |
| Packages                                      |                  | LQFP48, UFQFPN48   |    |     | LQFP64, TFBGA64                                      |    |     | LQFP100, UFBGA100 |     |

1. For TFBGA64 package (instead of PC3 pin there is V<sub>REF+</sub> pin).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

*Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.*

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC\_CSR).

### 3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System Memory
- Boot from embedded RAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1 or USART2. See the application note “STM32 microcontroller system memory boot mode” (AN2606) for details.

### 3.10.1 Temperature sensor

The temperature sensor  $T_{\text{SENSE}}$  generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode, see [Table 59: Temperature sensor calibration values](#).

### 3.10.2 Internal voltage reference ( $V_{\text{REFINT}}$ )

The internal voltage reference ( $V_{\text{REFINT}}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{\text{REFINT}}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{\text{DD}}$  value (when no external voltage,  $V_{\text{REF+}}$ , is available for ADC). The precise voltage of  $V_{\text{REFINT}}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode see [Table 17: Embedded internal reference voltage](#).

## 3.11 DAC (digital-to-analog converter)


The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion
- input reference voltage  $V_{\text{REF+}}$

Eight DAC trigger inputs are used in the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

Figure 5. STM32L15xRxxxA TFBGA64 ballout



1. This figure shows the package top view.

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

| Pins    |        |         |          |                    | Pin name | Pin type <sup>(1)</sup> | I/O structure | Main function <sup>(2)</sup><br>(after reset) | Pins functions                                  |                      |
|---------|--------|---------|----------|--------------------|----------|-------------------------|---------------|---|---|----------------------|
| LQFP100 | LQFP64 | TFBGA64 | UFBGA100 | LQFP48 or UFQFPN48 |          |                         |               |   | Alternate functions                             | Additional functions |
| 82      | -      | -       | B9       | -                  | PD1      | I/O                     | FT            | PD1   | SPI2_SCK  | -                    |
| 83      | 54     | B5      | C8       | -                  | PD2      | I/O                     | FT            | PD2   | TIM3_ETR/LCD_SEG31/<br>LCD_SEG43/<br>LCD_COM7   | -                    |
| 84      | -      | -       | B8       | -                  | PD3      | I/O                     | FT            | PD3   | USART2_CTS/<br>SPI2_MISO                        | -                    |
| 85      | -      | -       | B7       | -                  | PD4      | I/O                     | FT            | PD4   | USART2_RTS/<br>SPI2_MOSI                        | -                    |
| 86      | -      | -       | A6       | -                  | PD5      | I/O                     | FT            | PD5   | USART2_TX                                       | -                    |
| 87      | -      | -       | B6       | -                  | PD6      | I/O                     | FT            | PD6   | USART2_RX                                       | -                    |
| 88      | -      | -       | A5       | -                  | PD7      | I/O                     | FT            | PD7   | USART2_CK/<br>TIM9_CH2                          | -                    |
| 89      | 55     | A5      | A8       | 39                 | PB3      | I/O                     | FT            | JTDO  | TIM2_CH2/PB3/<br>SPI1_SCK/<br>LCD_SEG7/JTDO     | COMP2_INM            |
| 90      | 56     | A4      | A7       | 40                 | PB4      | I/O                     | FT            | NJTRST  | TIM3_CH1/PB4/<br>SPI1_MISO/LCD_SEG8/<br>/NJTRST | COMP2_INP            |
| 91      | 57     | C4      | C5       | 41                 | PB5      | I/O                     | FT            | PB5   | I2C1_SMBA/TIM3_CH2/<br>SPI1_MOSI/LCD_SEG9       | COMP2_INP            |
| 92      | 58     | D3      | B5       | 42                 | PB6      | I/O                     | FT            | PB6   | I2C1_SCL/TIM4_CH1/<br>USART1_TX                 | -                    |
| 93      | 59     | C3      | B4       | 43                 | PB7      | I/O                     | FT            | PB7   | I2C1_SDA/TIM4_CH2/<br>USART1_RX                 | PVD_IN               |
| 94      | 60     | B4      | A4       | 44                 | BOOT0    | I                       | B             | BOOT0   | -   | -                    |
| 95      | 61     | B3      | A3       | 45                 | PB8      | I/O                     | FT            | PB8   | TIM4_CH3/I2C1_SCL/<br>LCD_SEG16/<br>TIM10_CH1   | -                    |
| 96      | 62     | A3      | B3       | 46                 | PB9      | I/O                     | FT            | PB9   | TIM4_CH4/I2C1_SDA/<br>LCD_COM3/<br>TIM11_CH1    | -                    |
| 97      | -      | -       | C3       | -                  | PE0      | I/O                     | FT            | PE0   | TIM4_ETR/LCD_SEG36/<br>/TIM10_CH1               | -                    |


**Note:** For CL1 and CL2, it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see [Figure 18](#)). CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of CL1 and CL2.

Load capacitance CL has the following formula:  $CL = CL1 \times CL2 / (CL1 + CL2) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

**Caution:** To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended to use a resonator with a load capacitance  $CL \leq 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of  $CL = 6$  pF and  $C_{stray} = 2$  pF, then  $CL1 = CL2 = 8$  pF.

**Figure 18. Typical application with a 32.768 kHz crystal**





### 6.3.7 Internal clock source characteristics

The parameters given in the following table are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 14](#).

#### High-speed internal (HSI) RC oscillator

**Table 31. HSI oscillator characteristics**

| Symbol              | Parameter   | Conditions   | Min               | Typ       | Max              | Unit          |
|---------------------|---|--|-------------------|-----------|------------------|---------------|
| $f_{HSI}$           | Frequency   | $V_{DD} = 3.0\text{ V}$  | -                 | 16        | -                | MHz           |
| $TRIM^{(1)(2)}$     | HSI user-trimmed resolution                       | Trimming code is not a multiple of 16  | -                 | $\pm 0.4$ | 0.7              | %             |
|                     |   | Trimming code is a multiple of 16  | -                 | -         | $\pm 1.5$        | %             |
| $ACC_{HSI}^{(2)}$   | Accuracy of the factory-calibrated HSI oscillator | $V_{DDA} = 3.0\text{ V}$ , $T_A = 25\text{ }^{\circ}\text{C}$                                  | -1 <sup>(3)</sup> | -         | 1 <sup>(3)</sup> | %             |
|                     |   | $V_{DDA} = 3.0\text{ V}$ , $T_A = 0\text{ to }55\text{ }^{\circ}\text{C}$                      | -1.5              | -         | 1.5              | %             |
|                     |   | $V_{DDA} = 3.0\text{ V}$ , $T_A = -10\text{ to }70\text{ }^{\circ}\text{C}$                    | -2                | -         | 2                | %             |
|                     |   | $V_{DDA} = 3.0\text{ V}$ , $T_A = -10\text{ to }85\text{ }^{\circ}\text{C}$                    | -2.5              | -         | 2                | %             |
|                     |   | $V_{DDA} = 3.0\text{ V}$ , $T_A = -10\text{ to }105\text{ }^{\circ}\text{C}$                   | -4                | -         | 2                | %             |
|                     |   | $V_{DDA} = 1.65\text{ V to }3.6\text{ V}$<br>$T_A = -40\text{ to }105\text{ }^{\circ}\text{C}$ | -4                | -         | 3                | %             |
| $t_{SU(HSI)}^{(2)}$ | HSI oscillator startup time                       | -  | -                 | 3.7       | 6                | $\mu\text{s}$ |
| $I_{DD(HSI)}^{(2)}$ | HSI oscillator power consumption                  | -  | -                 | 100       | 140              | $\mu\text{A}$ |

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).
2. Guaranteed by characterization results.
3. Guaranteed by test in production.

#### Low-speed internal (LSI) RC oscillator

**Table 32. LSI oscillator characteristics**

| Symbol              | Parameter  | Min | Typ | Max | Unit          |
|---------------------|--|-----|-----|-----|---------------|
| $f_{LSI}^{(1)}$     | LSI frequency  | 26  | 38  | 56  | kHz           |
| $D_{LSI}^{(2)}$     | LSI oscillator frequency drift<br>$0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ | -10 | -   | 4   | %             |
| $t_{SU(LSI)}^{(3)}$ | LSI oscillator startup time  | -   | -   | 200 | $\mu\text{s}$ |
| $I_{DD(LSI)}^{(3)}$ | LSI oscillator power consumption   | -   | 400 | 510 | nA            |

1. Guaranteed by test in production.
2. This is a deviation for an individual part, once the initial frequency has been measured.
3. Guaranteed by design.

### 6.3.9 Memory characteristics

The characteristics are given at  $T_A = -40$  to  $105\text{ }^{\circ}\text{C}$  unless otherwise specified.

#### RAM memory

**Table 35. RAM and hardware registers**

| Symbol | Parameter                          | Conditions           | Min  | Typ | Max | Unit |
|--------|------------------------------------|----------------------|------|-----|-----|------|
| VRM    | Data retention mode <sup>(1)</sup> | STOP mode (or RESET) | 1.65 | -   | -   | V    |

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

#### Flash memory and data EEPROM

**Table 36. Flash memory and data EEPROM characteristics**

| Symbol     | Parameter   | Conditions   | Min  | Typ  | Max <sup>(1)</sup> | Unit          |
|------------|---|--|------|------|--------------------|---------------|
| $V_{DD}$   | Operating voltage<br>Read / Write / Erase                                   | -  | 1.65 | -    | 3.6                | V             |
| $t_{prog}$ | Programming / erasing time for<br>byte / word / double word / half-<br>page | Erasing  | -    | 3.28 | 3.94               | ms            |
|            |   | Programming  | -    | 3.28 | 3.94               |               |
| $I_{DD}$   | Average current during whole<br>program/erase operation                     | $T_A = 25\text{ }^{\circ}\text{C}$ , $V_{DD} = 3.6\text{ V}$ | -    | 300  | -                  | $\mu\text{A}$ |
|            | Maximum current (peak) during<br>program/erase operation                    |  | -    | 1.5  | 2.5                | mA            |

1. Guaranteed by design.

**Table 37. Flash memory, data EEPROM endurance and data retention**

| Symbol                   | Parameter   | Conditions  | Value              |     |     | Unit    |
|--------------------------|---|---|--------------------|-----|-----|---------|
|                          |   |   | Min <sup>(1)</sup> | Typ | Max |         |
| NCYC <sup>(2)</sup>      | Cycling (erase / write)<br>Program memory   | $T_A = -40\text{ }^{\circ}\text{C}$ to<br>$105\text{ }^{\circ}\text{C}$ | 10                 | -   | -   | kcycles |
|                          | Cycling (erase / write)<br>EEPROM data memory   |   | 300                | -   | -   |         |
| $t_{RET}$ <sup>(2)</sup> | Data retention (program memory) after<br>10 kcycles at $T_A = 85\text{ }^{\circ}\text{C}$       | $T_{RET} = +85\text{ }^{\circ}\text{C}$                                 | 30                 | -   | -   | years   |
|                          | Data retention (EEPROM data memory)<br>after 300 kcycles at $T_A = 85\text{ }^{\circ}\text{C}$  |   | 30                 | -   | -   |         |
|                          | Data retention (program memory) after<br>10 kcycles at $T_A = 105\text{ }^{\circ}\text{C}$      | $T_{RET} = +105\text{ }^{\circ}\text{C}$                                | 10                 | -   | -   |         |
|                          | Data retention (EEPROM data memory)<br>after 300 kcycles at $T_A = 105\text{ }^{\circ}\text{C}$ |   | 10                 | -   | -   |         |

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 19](#) and [Table 45](#), respectively.

Unless otherwise specified, the parameters given in [Table 45](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 14](#).

**Table 45. I/O AC characteristics<sup>(1)</sup>**

| OSPEEDRx<br>[1:0] bit<br>value <sup>(1)</sup> | Symbol   | Parameter   | Conditions  | Min | Max <sup>(2)</sup> | Unit |
|---|--|---|---|-----|--------------------|------|
| 00  | $f_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 400                | kHz  |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 400                |      |
|   | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 625                | ns   |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 625                |      |
| 01  | $f_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 2                  | MHz  |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 1                  |      |
|   | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 125                | ns   |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 250                |      |
| 10  | $F_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 10                 | MHz  |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 2                  |      |
|   | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 25                 | ns   |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 125                |      |
| 11  | $F_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 50                 | MHz  |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 8                  |      |
|   | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 5                  | ns   |
|   |  |   | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 30                 |      |
| -   | $t_{\text{EXTI}pw}$  | Pulse width of external signals detected by the EXTI controller | -   | 8   | -                  | ns   |

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the reference manual for a description of GPIO Port configuration register.
2. Guaranteed by design.
3. The maximum frequency is defined in [Figure 19](#).

### 6.3.16 Communication interfaces

#### I<sup>2</sup>C interface characteristics

The STM32L151x6/8/B-A and STM32L152x6/8/B-A product line I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: SDA and SCL are not “true” open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.


The I<sup>2</sup>C characteristics are described in [Table 48](#). Refer also to [Section 6.3.12: I/O current injection characteristics](#) for more details on the input/output alternate function characteristics (SDA and SCL).

**Table 48. I<sup>2</sup>C characteristics**

| Symbol                                       | Parameter  | Standard mode I <sup>2</sup> C <sup>(1)(2)</sup> |                     | Fast mode I <sup>2</sup> C <sup>(1)(2)</sup> |                    | Unit |
|--|--|--|---------------------|--|--------------------|------|
|  |  | Min  | Max                 | Min  | Max                |      |
| t <sub>w</sub> (SCLL)                        | SCL clock low time   | 4.7  | -                   | 1.3  | -                  | μs   |
| t <sub>w</sub> (SCLH)                        | SCL clock high time  | 4.0  | -                   | 0.6  | -                  |      |
| t <sub>su</sub> (SDA)                        | SDA setup time   | 250  | -                   | 100  | -                  | ns   |
| t <sub>h</sub> (SDA)                         | SDA data hold time   | -  | 3450 <sup>(3)</sup> | -  | 900 <sup>(3)</sup> |      |
| t <sub>r</sub> (SDA)<br>t <sub>r</sub> (SCL) | SDA and SCL rise time  | -  | 1000                | -  | 300                |      |
| t <sub>f</sub> (SDA)<br>t <sub>f</sub> (SCL) | SDA and SCL fall time  | -  | 300                 | -  | 300                |      |
| t <sub>h</sub> (STA)                         | Start condition hold time                                      | 4.0  | -                   | 0.6  | -                  | μs   |
| t <sub>su</sub> (STA)                        | Repeated Start condition setup time                            | 4.7  | -                   | 0.6  | -                  |      |
| t <sub>su</sub> (STO)                        | Stop condition setup time                                      | 4.0  | -                   | 0.6  | -                  | μs   |
| t <sub>w</sub> (STO:STA)                     | Stop to Start condition time (bus free)                        | 4.7  | -                   | 1.3  | -                  | μs   |
| C <sub>b</sub>                               | Capacitive load for each bus line                              | -  | 400                 | -  | 400                | pF   |
| t <sub>SP</sub>                              | Pulse width of spikes that are suppressed by the analog filter | 0  | 50 <sup>(4)</sup>   | 0  | 50 <sup>(4)</sup>  | ns   |

1. Guaranteed by design.
2. f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. The minimum width of the spikes filtered by the analog filter is above t<sub>SP(max)</sub>.

Figure 24. SPI timing diagram - master mode<sup>(1)</sup>



1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

| Symbol              | Parameter                    | Max | Unit    |
|---------------------|------------------------------|-----|---------|
| $t_{STARTUP}^{(1)}$ | USB transceiver startup time | 1   | $\mu s$ |

1. Guaranteed by design.

Table 52. USB DC electrical characteristics

| Symbol                         | Parameter                            | Conditions  | Min. <sup>(1)</sup> | Max. <sup>(1)</sup> | Unit |
|--------------------------------|--------------------------------------|---|---------------------|---------------------|------|
| Input levels                   |                                      |   |                     |                     |      |
| V <sub>DD</sub>                | USB operating voltage <sup>(2)</sup> | -   | 3.0                 | 3.6                 | V    |
| V <sub>DI</sub> <sup>(3)</sup> | Differential input sensitivity       | I(USB_DP, USB_DM)   | 0.2                 | -                   | V    |
| V <sub>CM</sub> <sup>(3)</sup> | Differential common mode range       | Includes V <sub>DI</sub> range                            | 0.8                 | 2.5                 |      |
| V <sub>SE</sub> <sup>(3)</sup> | Single ended receiver threshold      | -   | 1.3                 | 2.0                 |      |
| Output levels                  |                                      |   |                     |                     |      |
| V <sub>OL</sub> <sup>(4)</sup> | Static output level low              | R <sub>L</sub> of 1.5 kΩ to 3.6 V <sup>(5)</sup>          | -                   | 0.3                 | V    |
| V <sub>OH</sub> <sup>(4)</sup> | Static output level high             | R <sub>L</sub> of 15 kΩ to V <sub>SS</sub> <sup>(5)</sup> | 2.8                 | 3.6                 |      |

1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 k $\Omega$  resistor to a 3.0-to-3.6 V voltage range.
3. Guaranteed by characterization results.
4. Guaranteed by test in production.
5.  $R_L$  is the load connected on the USB drivers.

Figure 25. USB timings: definition of data signal rise and fall time




Table 53. USB: full speed electrical characteristics

| Driver characteristics <sup>(1)</sup> |                                 |               |     |     |      |
|---------------------------------------|---------------------------------|---------------|-----|-----|------|
| Symbol                                | Parameter                       | Conditions    | Min | Max | Unit |
| $t_r$                                 | Rise time <sup>(2)</sup>        | $C_L = 50$ pF | 4   | 20  | ns   |
| $t_f$                                 | Fall Time <sup>(2)</sup>        | $C_L = 50$ pF | 4   | 20  | ns   |
| $t_{rfm}$                             | Rise/ fall time matching        | $t_r/t_f$     | 90  | 110 | %    |
| $V_{CRS}$                             | Output signal crossover voltage | -             | 1.3 | 2.0 | V    |

1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification section 7 (version 2.0).

Table 55. ADC characteristics (continued)

| Symbol            | Parameter  | Conditions  | Min   | Typ | Max                 | Unit               |
|-------------------|--|---|---|-----|---------------------|--------------------|
| $t_S$             | Sampling time <sup>(5)</sup>                       | Direct channels<br>$2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$      | 0.25  | -   | -                   | $\mu\text{s}$      |
|                   |  | Multiplexed channels<br>$2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$ | 0.56  | -   | -                   |                    |
|                   |  | Direct channels<br>$1.8\text{ V} \leq V_{DDA} \leq 2.4\text{ V}$      | 0.56  | -   | -                   |                    |
|                   |  | Multiplexed channels<br>$1.8\text{ V} \leq V_{DDA} \leq 2.4\text{ V}$ | 1   | -   | -                   |                    |
|                   |  | -   | 4   | -   | 384                 | $1/f_{\text{ADC}}$ |
| $t_{\text{CONV}}$ | Total conversion time<br>(including sampling time) | $f_{\text{ADC}} = 16\text{ MHz}$                                      | 1   | -   | 24.75               | $\mu\text{s}$      |
|                   |  | -   | 4 to 384 (sampling phase) + 12 (successive approximation) |     |                     | $1/f_{\text{ADC}}$ |
| $C_{\text{ADC}}$  | Internal sample and hold capacitor                 | Direct channels   | -   | 16  | -                   | $\text{pF}$        |
|                   |  | Multiplexed channels  | -   |     | -                   |                    |
| $f_{\text{TRIG}}$ | External trigger frequency<br>Regular sequencer    | 12-bit conversions  | -   | -   | $T_{\text{conv}}+1$ | $1/f_{\text{ADC}}$ |
|                   |  | 6/8/10-bit conversions  | -   | -   | $T_{\text{conv}}$   | $1/f_{\text{ADC}}$ |
| $f_{\text{TRIG}}$ | External trigger frequency<br>Injected sequencer   | 12-bit conversions  | -   | -   | $T_{\text{conv}}+2$ | $1/f_{\text{ADC}}$ |
|                   |  | 6/8/10-bit conversions  | -   | -   | $T_{\text{conv}}+1$ | $1/f_{\text{ADC}}$ |
| $R_{\text{AIN}}$  | Signal source impedance <sup>(5)</sup>             | -   | -   | -   | 50                  | $\text{k}\Omega$   |
| $t_{\text{lat}}$  | Injection trigger conversion latency               | $f_{\text{ADC}} = 16\text{ MHz}$                                      | 219   | -   | 281                 | $\text{ns}$        |
|                   |  | -   | 3.5   | -   | 4.5                 | $1/f_{\text{ADC}}$ |
| $t_{\text{latr}}$ | Regular trigger conversion latency                 | $f_{\text{ADC}} = 16\text{ MHz}$                                      | 156   | -   | 219                 | $\text{ns}$        |
|                   |  | -   | 2.5   | -   | 3.5                 | $1/f_{\text{ADC}}$ |
| $t_{\text{STAB}}$ | Power-up time                                      | -   | -   | -   | 3.5                 | $\mu\text{s}$      |

1. The  $V_{\text{REF}+}$  input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).
2. The current consumption through  $V_{\text{REF}}$  is composed of two parameters:
  - one constant (max 300  $\mu\text{A}$ )
  - one variable (max 400  $\mu\text{A}$ ), only during sampling time + 2 first conversion pulses.
 So, peak consumption is  $300+400 = 700\text{ }\mu\text{A}$  and average consumption is  $300 + [(4\text{ sampling} + 2)/16] \times 400 = 450\text{ }\mu\text{A}$  at 1Msps
3.  $V_{\text{REF}+}$  can be internally connected to  $V_{\text{DDA}}$  and  $V_{\text{REF}-}$  can be internally connected to  $V_{\text{SSA}}$ , depending on the package. Refer to [Section 4: Pin descriptions](#) for further details.
4.  $V_{\text{SSA}}$  or  $V_{\text{REF}-}$  must be tied to ground.
5. See [Table 57: Maximum source impedance RAIN max](#) for  $R_{\text{AIN}}$  limitations

### 6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

**Table 58. DAC characteristics**

| Symbol                 | Parameter  | Conditions  | Min       | Typ       | Max                      | Unit       |
|------------------------|--|---|-----------|-----------|--------------------------|------------|
| $V_{DDA}$              | Analog supply voltage  | -   | 1.8       | -         | 3.6                      | V          |
| $V_{REF+}$             | Reference supply voltage                                       | $V_{REF+}$ must always be below $V_{DDA}$                         | 1.8       | -         | 3.6                      | V          |
| $V_{REF-}$             | Lower reference voltage  | -   | $V_{SSA}$ |           |                          | V          |
| $I_{DDVREF+}^{(1)}$    | Current consumption on $V_{REF+}$ supply<br>$V_{REF+} = 3.3$ V | No load, middle code (0x800)                                      | -         | 130       | 220                      | $\mu$ A    |
|                        |  | No load, worst code (0x000)                                       | -         | 220       | 350                      | $\mu$ A    |
| $I_{DDA}^{(1)}$        | Current consumption on $V_{DDA}$ supply<br>$V_{DDA} = 3.3$ V   | No load, middle code (0x800)                                      | -         | 210       | 320                      | $\mu$ A    |
|                        |  | No load, worst code (0xF1C)                                       | -         | 320       | 520                      | $\mu$ A    |
| $R_L$                  | Resistive load   | DAC output buffer ON<br>Connected to $V_{SSA}$                    | 5         | -         | -                        | k $\Omega$ |
|                        |  | Connected to $V_{DDA}$  | 25        | -         | -                        |            |
| $C_L$                  | Capacitive load  | DAC output buffer ON  | -         | -         | 50                       | pF         |
| $R_O$                  | Output impedance   | DAC output buffer OFF   | 12        | 16        | 20                       | k $\Omega$ |
| $V_{DAC\_OUT}$         | Voltage on DAC_OUT output                                      | DAC output buffer ON  | 0.2       | -         | $V_{DDA} - 0.2$          | V          |
|                        |  | DAC output buffer OFF   | 0.5       | -         | $V_{REF+} - 1\text{LSB}$ | mV         |
| DNL <sup>(1)</sup>     | Differential non linearity <sup>(2)</sup>                      | $C_L \leq 50$ pF, $R_L \geq 5$ k $\Omega$<br>DAC output buffer ON | -         | 1.5       | 3                        | LSB        |
|                        |  | No $R_L$ , $C_L \leq 50$ pF<br>DAC output buffer OFF              | -         | 1.5       | 3                        |            |
| INL <sup>(1)</sup>     | Integral non linearity <sup>(3)</sup>                          | $C_L \leq 50$ pF, $R_L \geq 5$ k $\Omega$<br>DAC output buffer ON | -         | 2         | 4                        |            |
|                        |  | No $R_L$ , $C_L \leq 50$ pF<br>DAC output buffer OFF              | -         | 2         | 4                        |            |
| Offset <sup>(1)</sup>  | Offset error at code 0x800 <sup>(4)</sup>                      | $C_L \leq 50$ pF, $R_L \geq 5$ k $\Omega$<br>DAC output buffer ON | -         | $\pm 10$  | $\pm 25$                 |            |
|                        |  | No $R_L$ , $C_L \leq 50$ pF<br>DAC output buffer OFF              | -         | $\pm 5$   | $\pm 8$                  |            |
| Offset1 <sup>(1)</sup> | Offset error at code 0x001 <sup>(5)</sup>                      | No $R_L$ , $C_L \leq 50$ pF<br>DAC output buffer OFF              | -         | $\pm 1.5$ | $\pm 5$                  |            |



## 6.3.20 Comparator

Table 61. Comparator 1 characteristics

| Symbol                   | Parameter  | Conditions   | Min <sup>(1)</sup> | Typ | Max <sup>(1)</sup> | Unit      |
|--------------------------|--|--|--------------------|-----|--------------------|-----------|
| V <sub>DDA</sub>         | Analog supply voltage  | -  | 1.65               |     | 3.6                | V         |
| R <sub>400K</sub>        | R <sub>400K</sub> value  | -  | -                  | 400 | -                  | kΩ        |
| R <sub>10K</sub>         | R <sub>10K</sub> value   | -  | -                  | 10  | -                  |           |
| V <sub>IN</sub>          | Comparator 1 input voltage range                               | -  | 0.6                | -   | V <sub>DDA</sub>   | V         |
| t <sub>START</sub>       | Comparator startup time  | -  | -                  | 7   | 10                 | μs        |
| t <sub>d</sub>           | Propagation delay <sup>(2)</sup>                               | -  | -                  | 3   | 10                 |           |
| V <sub>offset</sub>      | Comparator offset  | -  | -                  | ±3  | ±10                | mV        |
| dV <sub>offset</sub> /dt | Comparator offset variation in worst voltage stress conditions | V <sub>DDA</sub> = 3.6 V<br>V <sub>IN+</sub> = 0 V<br>V <sub>IN-</sub> = V <sub>REFINT</sub><br>T <sub>A</sub> = 25 °C | 0                  | 1.5 | 10                 | mV/1000 h |
| I <sub>COMP1</sub>       | Current consumption <sup>(3)</sup>                             | -  | -                  | 160 | 260                | nA        |

1. Guaranteed by characterization results.


2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.

**LQFP64 device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

**Figure 35. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example**




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

**UFQFPN48 device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

**Figure 41. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package top view example**




MS36637V1

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

**TFBGA64 device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

**Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example**

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 74. Document revision history (continued)

| Date        | Revision | Changes  |
|-------------|----------|--|
| 25-Apr-2016 | 4        | <p>Updated <a href="#">Section 7: Package information</a> structure: Paragraph titles and paragraph heading level.</p> <p>Updated <a href="#">Section 7: Package information</a> for all package device markings, adding text for device orientation versus pin 1/ ball A1 identifier.</p> <p>Updated <a href="#">Figure 32: LQFP100 14 x 14 mm, 100-pin package top view example</a> removing gate mark.</p> <p>Updated <a href="#">Table 65: LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data</a>.</p> <p>Updated <a href="#">Section 7.5: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package information</a> adding <a href="#">Table 69: UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules</a> and <a href="#">Figure 43: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint</a>.</p> <p>Updated <a href="#">Section 7.6: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package information</a> adding <a href="#">Table 71: TFBGA64 5 x 5 mm, 0.5 mm pitch, recommended PCB design rules</a> and changing <a href="#">Figure 46: TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package recommended footprint</a>.</p> <p>Updated <a href="#">Table 17: Embedded internal reference voltage</a> temperature coefficient at 100ppm/°C and table note 3: "guaranteed by design" changed by "guaranteed by characterization results".</p> <p>Updated <a href="#">Table 62: Comparator 2 characteristics</a> new maximum threshold voltage temperature coefficient at 100ppm/°C.</p> <p>Updated <a href="#">Table 40: ESD absolute maximum ratings</a> CDM class.</p> <p>Updated all the notes, removing 'not tested in production'.</p> <p>Updated <a href="#">Table 11: Voltage characteristics</a> adding note about V<sub>REF</sub>-pin.</p> <p>Updated <a href="#">Table 3: Functionalities depending on the operating power supply range</a> LSI and LSE functionalities putting "Y" in Standby mode.</p> <p>Removed note 1 below <a href="#">Figure 2: Clock tree</a>.</p> <p>Updated <a href="#">Table 58: DAC characteristics</a> resistive load.</p> |