



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151c8t6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

Stop mode consumption: refer to *Table 23*.

• Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

• **Standby** mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI, RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Standby mode consumption: refer to *Table 24*.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering the Stop or Standby mode.

	Functionalitie	s depending on	the operating pov	ver supply range
Operating power supply range	Functionalities depending on the DAC and ADC operationUSBD0.1.71 VNot functionalNot functionalD1.8 V (1)Not functionalNot functionalD2.0 V(1)Conversion time up to 500 KspsNot functionalD	Dynamic voltage scaling range	I/O operation	
V _{DD} = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3	Degraded speed performance
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	Not functional	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance
V_{DD} = 1.8 to 2.0 V ⁽¹⁾	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance

Table 3. Functionalities depending on the operating power supply range



			Low-	Low-		Stop		Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability	
DAC	Y	Y	Y	Y	Y	-	-	-	
Temperature sensor	Y	Y	Y	Y	Y	-	-	-	
Comparators	Y	Y	Y	Y	Y	Y	-	-	
16-bit Timers	Y	Y	Y	Y	-	-	-	-	
IWDG	Y	Y	Y	Y	Y	Y	Y	Y	
WWDG	Y	Y	Y	Y	-	-	-	-	
Touch sensing	Y	-	-	-	-	-	-	-	
Systick Timer	Y	Y	Y	Y	-	-	-	-	
GPIOs	Y	Y	Y	Y	Y	Y	-	3 pins	
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs		< 8 µs		58 µs	
					0.4 RTC	43 μΑ (No) V _{DD} =1.8 V	0.2 RTC	27 µA (No) V _{DD} =1.8 V	
Consumption $(1 - 1 - 8)(1 - 3 - 6)(1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -$	Down to	Down to	Down to	Down to	1.13 µA (with RTC) V _{DD} =1.8 V		0.8 RTC	0.87 μA (with RTC) V _{DD} =1.8 V	
(Typ)	(from Flash)	(from Flash)	10.9 µA	5.5 µA	0.4 RTC	4 μΑ (No) V _{DD} =3.0 V	0.2 RTC	0.28 μA (No RTC) V _{DD} =3.0 V	
					1.3 RTC	8 µA (with) V _{DD} =3.0 V	1.1 RTC	1 μΑ (with) V _{DD} =3.0 V	

Table 5. Working mode-dependent functionalities	(from Run/active down to standby) (continued)
---	---

1. The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

3.2 ARM[®] Cortex[®]-M3 core with MPU

The ARM[®] Cortex[®]-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices are compatible with all ARM tools and software.



Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC_CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System Memory
- Boot from embedded RAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1 or USART2. See the application note "STM32 microcontroller system memory boot mode" (AN2606) for details.



3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source**: three different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



3.15.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are six synchronizable general-purpose timers embedded in the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices (see *Table 7* for differences).

TIM2, TIM3, TIM4

These timers are based on a 16-bit auto-reload up/down-counter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or onepulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.15.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.15.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit down-counter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit down-counter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.



	1	2	3	4	5	6	7	8
A	,PC14-, 0\\$C32_lN	,PC13-, WKUP2	(PB9)	, PB4)	(PB3)	(PA15)	(PA14)	(PA13)
В	,ÉC15-, OSC32_OUT	(VLCD)	(PB8)	BOOTO	(PD2)	(PC11)	(PC10)	(PA12)
С	,∕₽́Ĥõ`∖ OSC_IN∳	Vss_4	(PB7)	(PB5)	(PC12)	(PA10)	(PA9)	(PA11)
D	OSC_OUT	'VDD_4'	(PB6)	(V _{SS_3})	VSS_2	Vss_1	(PA8)	(PC9)
E	(NRST)	(PC1)	(PC0)	(V _{DD_3})	'V _{DD_2} '	'V _{DD_1} '	(PC7)	(PC8)
F	VSSA	(PC2)	(PA2)	(PA5)	(PB0)	(PC6)	(PB15)	(PB14)
G	VREF+ F	240-WKUP1	(PA3)	(PA6)	(PB1)	(PB2)	(PB10)	(PB13)
н	VDDA,	(PA1)	(PA4)	(PA7)	(PC4)	(PC5)	// (PB11)	(PB12)
	L							AI16

Figure 5. STM32L15xRxxxA TFBGA64 ballout

1. This figure shows the package top view.





Figure 7. STM32L15xCxxxA LQFP48 pinout

1. This figure shows the package top view.



		Pins	;						Pins functio	ns
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
82	-	-	B9	-	PD1	I/O	FT	PD1	SPI2_SCK	-
83	54	B5	C8	-	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31 /LCD_SEG43/ LCD_COM7	-
84	-	-	B8	-	PD3	I/O	FT	PD3	USART2_CTS/ SPI2_MISO	-
85	-	-	B7	-	PD4	I/O	FT	PD4	USART2_RTS/ SPI2_MOSI	-
86	-	-	A6	-	PD5	I/O	FT	PD5	USART2_TX	-
87	-	-	B6	-	PD6	I/O	FT	PD6	USART2_RX	-
88	-	-	A5	-	PD7	I/O	FT	PD7	USART2_CK/ TIM9_CH2	-
89	55	A5	A8	39	PB3	I/O	FT	JTDO	TIM2_CH2/PB3/ SPI1_SCK/ LCD_SEG7/JTDO	COMP2_INM
90	56	A4	A7	40	PB4	I/O	FT	NJTRST	TIM3_CH1/PB4/ SPI1_MISO/LCD_SEG8 /NJTRST	COMP2_INP
91	57	C4	C5	41	PB5	I/O	FT	PB5	I2C1_SMBA/TIM3_CH2/ SPI1_MOSI/LCD_SEG9	COMP2_INP
92	58	D3	B5	42	PB6	I/O	FT	PB6	I2C1_SCL/TIM4_CH1/ USART1_TX	-
93	59	C3	B4	43	PB7	I/O	FT	PB7	I2C1_SDA/TIM4_CH2/ USART1_RX	PVD_IN
94	60	B4	A4	44	BOOT0	I	В	BOOT0	-	-
95	61	В3	A3	45	PB8	I/O	FT	PB8	TIM4_CH3/I2C1_SCL/ LCD_SEG16/ TIM10_CH1	-
96	62	A3	В3	46	PB9	I/O	FT	PB9	TIM4_CH4/I2C1_SDA/ LCD_COM3/ TIM11_CH1	-
97	-	-	C3	-	PE0	I/O	FT	PE0	TIM4_ETR/LCD_SEG36 / TIM10_CH1	-

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)
Tuble 5. Of moze to txolob A and Of moze to zxolob A pin deminions (continued)





		Pins	;						Pins functio	ons
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
98	-	-	A2	-	PE1	I/O	FT	PE1	LCD_SEG37/ TIM11_CH1	-
99	63	D4	D3	47	V _{SS_3}	S	-	V _{SS_3}	-	-
100	64	E4	C4	48	V _{DD_3}	S	-	V _{DD_3}	-	-

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

1. I = input, O = output, S = supply.

 Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 2 on page 11*.

3. Applicable to STM32L152xxxxA devices only. In STM32L151xxxxA devices, this pin should be connected to V_{DD}.

4. The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is on (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PC14/PC15 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32L1xxxx reference manual (RM0038).

 The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is on (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

6. Unlike in the LQFP64 package, there is no PC3 in the TFBGA64 package. The V_{REF+} functionality is provided instead.



Symbol	Parameter	Cond	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit	
				1 MHz	215	285		
			Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	2 MHz	400	490	μA	
				4 MHz	725	1000		
I _{DD (Run}		$f_{HSE} = f_{HCLK}$		4 MHz	0.915	1.3		
		$f_{HSE} = f_{HCLK}/2$ above	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	8 MHz	1.75	2.15		
	Supply current in Run mode, code executed	16 MHz Supply current in Run mode, code executed from Flash HSI clock source (16 MHz)		16 MHz	3.4	4	-	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	8 MHz	2.1	2.9		
				16 MHz	4.2	5.2		
from Flash)				32 MHz	8.25	9.6	_	
	from Flash		Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	3.5	4.4	mA	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	8.2	10.2		
		MSI clock, 65 kHz		65 kHz	0.041	0.085		
		MSI clock, 524 kHz	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	524 kHz	0.125	0.180		
		MSI clock, 4.2 MHz		4.2 MHz	0.775	0.935		

Table 18. Current consumption in Run mode, code with data processing running from Flash

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Cond	itions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3.	1 MHz	50	155	
			V _{CORE} =1.2 V	2 MHz	78.5	235	
			VOS[1:0] = 11	4 MHz	140	370 ⁽³⁾	
		t _{HSE} = t _{HCLK} up to 16 MHz included.	Range 2.	4 MHz	165	375	
		$f_{HSE} = f_{HCLK}/2$	V _{CORE} =1.5 V	8 MHz	310	530	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	590	1000	
	Supply	,	Range 1,	8 MHz	350	615	
	current in		V _{CORE} =1.8 V	16 MHz	680	1200	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2350	μA
	Flash OFF	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	640	970	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1600	2350	
		MSI clock, 65 kHz	Range 3,	65 kHz	19	60	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	33	90	
I _{DD}		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	145	210	
(Sleep)		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 3,	1 MHz	60.5	145	
			V _{CORE} =1.2 V	2 MHz	89.5	225	
			VOS[1:0] = 11	4 MHz	150	360	
			Range 2, V _{CORE} =1.5 V	4 MHz	180	370	
		$f_{HSE} = f_{HCLK}/2$		8 MHz	320	490	
		ON ⁽²⁾	VOS[1:0] = 10	16 MHz	605	895	
	Supply		Range 1,	8 MHz	380	565	
	current in		V _{CORE} =1.8 V	16 MHz	695	1070	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2200	μA
	Flash ON	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	650	970	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1600	2320	
		MSI clock, 65 kHz	Range 3.	65 kHz	29.5	65	
		MSI clock, 524 kHz	V _{CORE} =1.2V	524 kHz	44	80	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	155	220	

Table 20. Current consumption in Sleep mode

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

3. Guaranteed by test in production.



		Туріса	Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C						
Peri	pheral	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit			
	TIM2	11.3	9.0	7.3	9.0				
	TIM3	11.4	9.1	7.1	9.1				
	TIM4	11.3	9.0	7.3	9.0				
	TIM6	3.9	3.1	2.5	3.1				
	TIM7	4.2	3.3	2.6	3.3				
	LCD	4.7	3.6	2.9	3.6				
	WWDG	3.7	2.9	2.4	2.9				
	SPI2	5.9	4.8	3.9	4.8				
APB1	USART2	8.1	6.6	5.1	6.6	μΑ/MHz (fuouk)			
	USART3	7.9	6.4	5.0	6.4	('HCLK)			
	I2C1	7.8	6.1	4.9	6.1				
	I2C2	7.2	5.7	4.6	5.7				
	USB	12.7	10.3	8.1	10.3				
	PWR	3.1	2.4	2.0	2.4				
	DAC	6.6	5.3	4.3	5.3				
	COMP	5.3	4.3	3.4	4.3				
	SYSCFG & RI	2.2	1.9	1.6	1.9				
	TIM9	9.1	7.3	5.9	7.3				
	TIM10	6.0	4.9	3.9	4.9				
APB2	TIM11	5.8	4.6	3.8	4.6				
	ADC ⁽²⁾	8.7	7.0	5.6	7.0				
	SPI1	4.4	3.4	2.8	3.4				
	USART1	8.1	6.5	5.2	6.5				
	GPIOA	4.4	3.5	2.9	3.5				
	GPIOB	4.4	3.5	2.9	3.5	µA/MHz			
	GPIOC	3.7	3.0	2.5	3.0	(f _{HCLK})			
	GPIOD	3.6	2.8	2.4	2.8				
	GPIOE	4.7	3.8	3.1	3.8				
АПВ	GPIOH	3.7	2.9	2.4	2.9				
	CRC	0.6	0.4	0.4	0.4				
	FLASH	12.2	10.2	7.8	_(3)	-			
	DMA1	12.4	10.1	8.2	10.1	—			
All enabled	1	160	135	103	124.8				

 Table 25. Peripheral current consumption⁽¹⁾



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with the non-standard V_{OL}/V_{OH} specifications given in *Table 44*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 12*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{OL} ⁽¹⁾⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 8 mA	-	0.4	
V _{OH} ⁽³⁾⁽²⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA	-	0.45	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	1.65 V < V _{DD} < 2.7 V	V _{DD} -0.45	-	v
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = 15 mA	-	1.3	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	

Table 44. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. Guaranteed by test in production.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

4. Guaranteed by characterization results.





Figure 26. ADC accuracy characteristics

Figure 27. Typical connection diagram using the ADC



- 1. Refer to Table 57: Maximum source impedance RAIN max for the value of RAIN and Table 55: ADC characteristics for the value of CADC
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.



Figure 29. 12-bit buffered /non-buffered DAC



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.19 Temperature sensor characteristics

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C±5, V _{DDA} = 3 V ±10mV	0x1FF8 007A-0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 110 ±5°C V _{DDA} = 3 V ±10mV	0x1FF8 007E-0x1FF8 007F

Table 59. Temperature sensor calibration values

Table 00. Temperature Sensor characteristics	Table (60.	Temperature	sensor	characteristics
--	---------	-----	-------------	--------	-----------------

Symbol	Parameter	Min	Тур	Мах	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₁₀	Voltage at 110°C ±5°C ⁽²⁾	612	626.8	641.5	mV
I _{DDA(TEMP)} ⁽³⁾	Current consumption	-	3.4	6	μA
t _{START} ⁽³⁾	Startup time	-	-	10	
T _{S_temp} ⁽³⁾	ADC sampling time when reading the temperature	4	-	-	μs

1. Guaranteed by characterization results.

2. Measured at V_DD = 3 V ± 10 mV. V110 ADC conversion result is stored in the byte.

3. Guaranteed by design.



LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Figure 35. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.





Figure 37. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package recommended footprint

1. Dimensions are in millimeters.

LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

DocID024330 Rev 4



Table 68. UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array		
package mechanical data (continued)		

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Мах
F	0.7	0.75	0.8	0.0276	0.0295	0.0315
ddd	-	-	0.1	-	-	0.0039
eee	-	-	0.15	-	-	0.0059
fff	-	-	0.05	-	-	0.002

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint



Table 69. UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm



TFBGA64 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.





Figure 48. Thermal resistance suffix 6





7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



DocID024330 Rev 4