



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | I²C, IrDA, LINbus, SPI, UART/USART, USB   |
| Peripherals                | Brown-out Detect/Reset, Cap Sense, DMA, I²S, POR, PWM, WDT  |
| Number of I/O              | 37  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 16x12b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151cbt6atr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151cbt6atr</a> |

## List of tables

|           |   |    |
|-----------|---|----|
| Table 1.  | Device summary . . . . .  | 1  |
| Table 2.  | Ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A device features and peripheral counts . . . . . | 11 |
| Table 3.  | Functionalities depending on the operating power supply range . . . . .                                 | 15 |
| Table 4.  | CPU frequency range depending on dynamic voltage scaling . . . . .                                      | 16 |
| Table 5.  | Working mode-dependent functionalities (from Run/active down to standby) . . . . .                      | 17 |
| Table 6.  | VLCD rail decoupling . . . . .  | 25 |
| Table 7.  | Timer feature comparison . . . . .  | 28 |
| Table 8.  | Legend/abbreviations used in the pinout table . . . . .   | 38 |
| Table 9.  | STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions . . . . .                                       | 39 |
| Table 10. | Alternate function input/output . . . . .   | 46 |
| Table 11. | Voltage characteristics . . . . .   | 55 |
| Table 12. | Current characteristics . . . . .   | 55 |
| Table 13. | Thermal characteristics . . . . .   | 56 |
| Table 14. | General operating conditions . . . . .  | 56 |
| Table 15. | Embedded reset and power control block characteristics . . . . .  | 57 |
| Table 16. | Embedded internal reference voltage calibration values . . . . .  | 59 |
| Table 17. | Embedded internal reference voltage . . . . .   | 59 |
| Table 18. | Current consumption in Run mode, code with data processing running from Flash . . . . .                 | 61 |
| Table 19. | Current consumption in Run mode, code with data processing running from RAM . . . . .                   | 62 |
| Table 20. | Current consumption in Sleep mode . . . . .   | 63 |
| Table 21. | Current consumption in Low-power run mode . . . . .   | 64 |
| Table 22. | Current consumption in Low-power sleep mode . . . . .   | 65 |
| Table 23. | Typical and maximum current consumptions in Stop mode . . . . .   | 66 |
| Table 24. | Typical and maximum current consumptions in Standby mode . . . . .                                      | 68 |
| Table 25. | Peripheral current consumption . . . . .  | 69 |
| Table 26. | Low-power mode wakeup timings . . . . .   | 71 |
| Table 27. | High-speed external user clock characteristics . . . . .  | 72 |
| Table 28. | Low-speed external user clock characteristics . . . . .   | 73 |
| Table 29. | HSE oscillator characteristics . . . . .  | 73 |
| Table 30. | LSE oscillator characteristics ( $f_{LSE} = 32.768$ kHz) . . . . .                                      | 75 |
| Table 31. | HSI oscillator characteristics . . . . .  | 77 |
| Table 32. | LSI oscillator characteristics . . . . .  | 77 |
| Table 33. | MSI oscillator characteristics . . . . .  | 78 |
| Table 34. | PLL characteristics . . . . .   | 79 |
| Table 35. | RAM and hardware registers . . . . .  | 80 |
| Table 36. | Flash memory and data EEPROM characteristics . . . . .  | 80 |
| Table 37. | Flash memory, data EEPROM endurance and data retention . . . . .  | 80 |
| Table 38. | EMS characteristics . . . . .   | 81 |
| Table 39. | EMI characteristics . . . . .   | 82 |
| Table 40. | ESD absolute maximum ratings . . . . .  | 82 |
| Table 41. | Electrical sensitivities . . . . .  | 83 |
| Table 42. | I/O current injection susceptibility . . . . .  | 83 |
| Table 43. | I/O static characteristics . . . . .  | 84 |
| Table 44. | Output voltage characteristics . . . . .  | 85 |
| Table 45. | I/O AC characteristics . . . . .  | 86 |
| Table 46. | NRST pin characteristics . . . . .  | 87 |
| Table 47. | TIMx characteristics . . . . .  | 88 |

|   |     |
|---|-----|
| package outline . . . . .   | 121 |
| Figure 46. TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array   |     |
| package recommended footprint . . . . .                                       | 122 |
| Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example . . . . . | 123 |
| Figure 48. Thermal resistance suffix 6 . . . . .                              | 125 |
| Figure 49. Thermal resistance suffix 7 . . . . .                              | 125 |

### 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source:** three different clock sources can be used to drive the master clock:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a  $\pm 0.5\%$  accuracy.
- **Auxiliary clock source:** two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- **Clock-out capability (MCO: microcontroller clock output):** it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See [Figure 2](#) for details on the clock tree.

### 3.7 Memories

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices have the following features:

- Up to 32 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 32, 64 or 128 Kbyte of embedded Flash program memory
  - 4 Kbytes of data EEPROM
  - Options bytes

The options bytes are used to write-protect or read-out-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

The user area of the Flash memory can be protected against Dbus read access by the PCROP feature (see RM0038 for details).

### 3.8 DMA (direct memory access)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.


The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers and ADC.

**Table 7. Timer feature comparison**


| Timer                  | Counter resolution | Counter type            | Prescaler factor                      | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------------|--------------------|-------------------------|---------------------------------------|------------------------|--------------------------|-----------------------|
| TIM2,<br>TIM3,<br>TIM4 | 16-bit             | Up,<br>down,<br>up/down | Any integer<br>between 1<br>and 65536 | Yes                    | 4                        | No                    |
| TIM9                   | 16-bit             | Up,<br>down,<br>up/down | Any integer<br>between 1<br>and 65536 | No                     | 2                        | No                    |
| TIM10,<br>TIM11        | 16-bit             | Up                      | Any integer<br>between 1<br>and 65536 | No                     | 1                        | No                    |
| TIM6,<br>TIM7          | 16-bit             | Up                      | Any integer<br>between 1<br>and 65536 | Yes                    | 0                        | No                    |

## 4 Pin descriptions

Figure 3. STM32L15xVxxxA UFBGA100 ballout



1. This figure shows the package top view.

**Figure 6. STM32L15xRxxxA LQFP64 pinout**

1. This figure shows the package top view.

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

| Pins    |        |           |          |                   | Pin name          | Pin type <sup>(1)</sup> | I/O structure | Main function <sup>(2)</sup><br>(after reset) | Pins functions                                   |   |
|---------|--------|-----------|----------|-------------------|-------------------|-------------------------|---------------|---|--|---|
| LQFP100 | LQFP64 | TFBGA64   | UFBGA100 | LQFP48 or UQFPN48 |                   |                         |               |   | Alternate functions                              | Additional functions                          |
| 20      | -      | -         | K1       | -                 | V <sub>REF-</sub> | S                       | -             | V <sub>REF-</sub>                             | -  | -   |
| 21      | -      | G1<br>(6) | L1       | -                 | V <sub>REF+</sub> | S                       | -             | V <sub>REF+</sub>                             | -  | -   |
| 22      | 13     | H1        | M1       | 9                 | V <sub>DDA</sub>  | S                       | -             | V <sub>DDA</sub>                              | -  | -   |
| 23      | 14     | G2        | L2       | 10                | PA0-WKUP1         | I/O                     | FT            | PA0   | USART2_CTS/<br>TIM2_CH1_ETR                      | WKUP1/<br>ADC_IN0/<br>COMP1_INP<br>/RTC_TAMP2 |
| 24      | 15     | H2        | M2       | 11                | PA1               | I/O                     | FT            | PA1   | USART2_RTS/<br>TIM2_CH2/LCD_SEG0                 | ADC_IN1/<br>COMP1_INP                         |
| 25      | 16     | F3        | K3       | 12                | PA2               | I/O                     | FT            | PA2   | USART2_TX/<br>TIM2_CH3/<br>TIM9_CH1/<br>LCD_SEG1 | ADC_IN2/<br>COMP1_INP                         |
| 26      | 17     | G3        | L3       | 13                | PA3               | I/O                     | TC            | PA3   | USART2_RX/<br>TIM2_CH4/<br>TIM9_CH2/<br>LCD_SEG2 | ADC_IN3/<br>COMP1_INP                         |
| 27      | 18     | C2        | E3       | -                 | V <sub>SS_4</sub> | S                       | -             | V <sub>SS_4</sub>                             | -  | -   |
| 28      | 19     | D2        | H3       | -                 | V <sub>DD_4</sub> | S                       | -             | V <sub>DD_4</sub>                             | -  | -   |
| 29      | 20     | H3        | M3       | 14                | PA4               | I/O                     | TC            | PA4   | SPI1_NSS/<br>USART2_CK                           | ADC_IN4/<br>DAC_OUT1/<br>COMP1_INP            |
| 30      | 21     | F4        | K4       | 15                | PA5               | I/O                     | TC            | PA5   | SPI1_SCK/<br>TIM2_CH1_ETR                        | ADC_IN5/<br>DAC_OUT2/<br>COMP1_INP            |
| 31      | 22     | G4        | L4       | 16                | PA6               | I/O                     | FT            | PA6   | SPI1_MISO/TIM3_CH1/<br>LCD_SEG3/TIM10_CH1        | ADC_IN6/<br>COMP1_INP                         |
| 32      | 23     | H4        | M4       | 17                | PA7               | I/O                     | FT            | PA7   | SPI1_MOSI/TIM3_CH2/<br>LCD_SEG4/TIM11_CH1        | ADC_IN7/<br>COMP1_INP                         |
| 33      | 24     | H5        | K5       | -                 | PC4               | I/O                     | FT            | PC4   | LCD_SEG22  | ADC_IN14/<br>COMP1_INP                        |
| 34      | 25     | H6        | L5       | -                 | PC5               | I/O                     | FT            | PC5   | LCD_SEG23  | ADC_IN15/<br>COMP1_INP                        |


Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

| Pins    |        |         |          |                   | Pin name | Pin type <sup>(1)</sup> | I/O structure | Main function <sup>(2)</sup><br>(after reset) | Pins functions                         |                      |
|---------|--------|---------|----------|-------------------|----------|-------------------------|---------------|---|--|----------------------|
| LQFP100 | LQFP64 | TFBGA64 | UFBGA100 | LQFP48 or UQFPN48 |          |                         |               |   | Alternate functions                    | Additional functions |
| 82      | -      | -       | B9       | -                 | PD1      | I/O                     | FT            | PD1   | SPI2_SCK                               | -                    |
| 83      | 54     | B5      | C8       | -                 | PD2      | I/O                     | FT            | PD2   | TIM3_ETR/LCD_SEG31/LCD_SEG43/LCD_COM7  | -                    |
| 84      | -      | -       | B8       | -                 | PD3      | I/O                     | FT            | PD3   | USART2_CTS/SPI2_MISO                   | -                    |
| 85      | -      | -       | B7       | -                 | PD4      | I/O                     | FT            | PD4   | USART2_RTS/SPI2_MOSI                   | -                    |
| 86      | -      | -       | A6       | -                 | PD5      | I/O                     | FT            | PD5   | USART2_TX                              | -                    |
| 87      | -      | -       | B6       | -                 | PD6      | I/O                     | FT            | PD6   | USART2_RX                              | -                    |
| 88      | -      | -       | A5       | -                 | PD7      | I/O                     | FT            | PD7   | USART2_CK/TIM9_CH2                     | -                    |
| 89      | 55     | A5      | A8       | 39                | PB3      | I/O                     | FT            | JTDO  | TIM2_CH2/PB3/SPI1_SCK/LCD_SEG7/JTDO    | COMP2_INM            |
| 90      | 56     | A4      | A7       | 40                | PB4      | I/O                     | FT            | NJTRST  | TIM3_CH1/PB4/SPI1_MISO/LCD_SEG8/NJTRST | COMP2_INP            |
| 91      | 57     | C4      | C5       | 41                | PB5      | I/O                     | FT            | PB5   | I2C1_SMBA/TIM3_CH2/SPI1_MOSI/LCD_SEG9  | COMP2_INP            |
| 92      | 58     | D3      | B5       | 42                | PB6      | I/O                     | FT            | PB6   | I2C1_SCL/TIM4_CH1/USART1_TX            | -                    |
| 93      | 59     | C3      | B4       | 43                | PB7      | I/O                     | FT            | PB7   | I2C1_SDA/TIM4_CH2/USART1_RX            | PVD_IN               |
| 94      | 60     | B4      | A4       | 44                | BOOT0    | I                       | B             | BOOT0   | -                                      | -                    |
| 95      | 61     | B3      | A3       | 45                | PB8      | I/O                     | FT            | PB8   | TIM4_CH3/I2C1_SCL/LCD_SEG16/TIM10_CH1  | -                    |
| 96      | 62     | A3      | B3       | 46                | PB9      | I/O                     | FT            | PB9   | TIM4_CH4/I2C1_SDA/LCD_COM3/TIM11_CH1   | -                    |
| 97      | -      | -       | C3       | -                 | PE0      | I/O                     | FT            | PE0   | TIM4_ETR/LCD_SEG36/TIM10_CH1           | -                    |

## 5 Memory mapping

The memory map is shown in the following figure.

**Figure 9. Memory map**



## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T<sub>A</sub> = 25 °C and T<sub>A</sub> = T<sub>Amax</sub> (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3σ).

Please refer to device ErrataSheet for possible latest changes of electrical characteristics.

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.0 V (for the 1.65 V ≤ V<sub>DD</sub> ≤ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.


#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

#### 6.1.5 Pin input voltage


The input voltage measurement on a pin of the device is described in [Figure 11](#).

**Figure 10. Pin loading conditions**



ai17851c

**Figure 11. Pin input voltage**



ai17852d

3. Negative injection disturbs the analog performance of the device. See note in [Section 6.3.17](#).
4. Positive current injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 11](#) for maximum allowed input voltage values.
5. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 11: Voltage characteristics](#) for the maximum allowed input voltage values.
6. When several inputs are submitted to a current injection, the maximum  $\Sigma|I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics**

| Symbol     | Ratings                                   | Value        | Unit |
|------------|---|--------------|------|
| $T_{STG}$  | Storage temperature range                 | -65 to +150  | °C   |
| $T_J$      | Maximum junction temperature              | 150          | °C   |
| $T_{LEAD}$ | Maximum lead temperature during soldering | see note (1) | °C   |

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).

## 6.3 Operating conditions

### 6.3.1 General operating conditions

**Table 14. General operating conditions**

| Symbol          | Parameter  | Conditions                                    | Min  | Max                 | Unit |
|-----------------|--|---|------|---------------------|------|
| $f_{HCLK}$      | Internal AHB clock frequency                       | -   | 0    | 32                  | MHz  |
| $f_{PCLK1}$     | Internal APB1 clock frequency                      |   | 0    | 32                  |      |
| $f_{PCLK2}$     | Internal APB2 clock frequency                      |   | 0    | 32                  |      |
| $V_{DD}$        | Standard operating voltage                         | BOR detector disabled                         | 1.65 | 3.6                 | V    |
|                 |  | BOR detector enabled,<br>at power on          | 1.8  | 3.6                 |      |
|                 |  | BOR detector disabled, after<br>power on      | 1.65 | 3.6                 |      |
| $V_{DDA}^{(1)}$ | Analog operating voltage<br>(ADC and DAC not used) | Must be the same voltage as<br>$V_{DD}^{(2)}$ | 1.65 | 3.6                 | V    |
|                 | Analog operating voltage<br>(ADC or DAC used)      |   | 1.8  | 3.6                 |      |
| $V_{IN}$        | I/O input voltage                                  | FT pins: $2.0 \text{ V} \leq V_{DD}$          | -0.3 | 5.5 <sup>(3)</sup>  | V    |
|                 |  | FT pins: $V_{DD} < 2.0 \text{ V}$             | -0.3 | 5.25 <sup>(3)</sup> |      |
|                 |  | BOOT0   | 0    | 5.5                 |      |
|                 |  | Any other pin                                 | -0.3 | $V_{DD}+0.3$        |      |

**Table 25. Peripheral current consumption<sup>(1)</sup> (continued)**

| Peripheral                          | Typical consumption, $V_{DD} = 3.0\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$ |  |  |                            | Unit          |
|-------------------------------------|---|--|--|----------------------------|---------------|
|                                     | Range 1,<br>$V_{CORE}=1.8\text{ V}$<br>$VOS[1:0] = 01$                          | Range 2,<br>$V_{CORE}=1.5\text{ V}$<br>$VOS[1:0] = 10$ | Range 3,<br>$V_{CORE}=1.2\text{ V}$<br>$VOS[1:0] = 11$ | Low-power<br>sleep and run |               |
| $I_{DD}$ (RTC)                      |   |  | 0.4  |                            | $\mu\text{A}$ |
| $I_{DD}$ (LCD)                      |   |  | 3.1  |                            |               |
| $I_{DD}$ (ADC) <sup>(4)</sup>       |   |  | 1450   |                            |               |
| $I_{DD}$ (DAC) <sup>(5)</sup>       |   |  | 340  |                            |               |
| $I_{DD}$ (COMP1)                    |   |  | 0.16   |                            |               |
| $I_{DD}$ (COMP2)                    | Slow mode   |  | 2  |                            |               |
|                                     | Fast mode   |  | 5  |                            |               |
| $I_{DD}$ (PWD / BOR) <sup>(6)</sup> |   |  | 2.6  |                            |               |
| $I_{DD}$ (IWDG)                     |   |  | 0.25   |                            |               |

1. Data based on differential  $I_{DD}$  measurement between all peripherals OFF and one peripheral with clock enabled, in the following conditions:  $f_{HCLK} = 32\text{ MHz}$  (Range 1),  $f_{HCLK} = 16\text{ MHz}$  (Range 2),  $f_{HCLK} = 4\text{ MHz}$  (Range 3),  $f_{HCLK} = 64\text{ kHz}$  (Low-power run/sleep),  $f_{APB1} = f_{HCLK}$ ,  $f_{APB2} = f_{HCLK}$ , default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.
2. HSI oscillator is OFF for this measure.
3. In low-power sleep and run mode, the Flash memory must always be in power-down mode.
4. Data based on a differential  $I_{DD}$  measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
5. Data based on a differential  $I_{DD}$  measurement between DAC in reset configuration and continuous DAC conversion of  $V_{DD}/2$ . DAC is in buffered mode, output is left floating.
6. Including supply current of internal reference voltage.

### 6.3.5 Wakeup time from Low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz


All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 14](#).

**Table 26. Low-power mode wakeup timings**

| Symbol            | Parameter  | Conditions  | Typ  | Max <sup>(1)</sup> | Unit          |
|-------------------|--|---|------|--------------------|---------------|
| $t_{WUSLEEP}$     | Wakeup from Sleep mode   | $f_{HCLK} = 32 \text{ MHz}$                                     | 0.4  | -                  |               |
| $t_{WUSLEEP\_LP}$ | Wakeup from Low-power sleep mode<br>$f_{HCLK} = 262 \text{ kHz}$ | $f_{HCLK} = 262 \text{ kHz}$<br>Flash enabled                   | 46   | -                  | $\mu\text{s}$ |
|                   |  | $f_{HCLK} = 262 \text{ kHz}$<br>Flash switched OFF              | 46   | -                  |               |
| $t_{WUSTOP}$      | Wakeup from Stop mode,<br>regulator in Run mode                  | $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$                          | 8.2  | -                  | $\mu\text{s}$ |
|                   |  | $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$<br>Voltage Range 1 and 2 | 7.7  | 8.9                |               |
|                   |  | $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$<br>Voltage Range 3       | 8.2  | 13.1               |               |
|                   |  | $f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$                          | 10.2 | 13.4               |               |
|                   |  | $f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$                         | 16   | 20                 |               |
|                   |  | $f_{HCLK} = f_{MSI} = 524 \text{ kHz}$                          | 31   | 37                 |               |
|                   |  | $f_{HCLK} = f_{MSI} = 262 \text{ kHz}$                          | 57   | 66                 |               |
|                   |  | $f_{HCLK} = f_{MSI} = 131 \text{ kHz}$                          | 112  | 123                |               |
|                   |  | $f_{HCLK} = f_{MSI} = 65 \text{ kHz}$                           | 221  | 236                |               |
| $t_{WUSTDBY}$     | Wakeup from Standby mode<br>FWU bit = 1                          | $f_{HCLK} = MSI = 2.1 \text{ MHz}$                              | 58   | 104                |               |
|                   | Wakeup from Standby mode<br>FWU bit = 0                          | $f_{HCLK} = MSI = 2.1 \text{ MHz}$                              | 2.6  | 3.25               | ms            |

1. Guaranteed by characterization results, unless otherwise specified

Figure 20. Recommended NRST pin protection



ai17854b

1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in [Table 46](#). Otherwise the reset will not be taken into account by the device.

### 6.3.15 TIM timer characteristics

The parameters given in [Table 47](#) are guaranteed by design.

Refer to [Section 6.3.13: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 47. TIMx<sup>(1)</sup> characteristics

| Symbol           | Parameter  | Conditions                     | Min    | Max                  | Unit          |
|------------------|--|--------------------------------|--------|----------------------|---------------|
| $t_{res(TIM)}$   | Timer resolution time  | -                              | 1      | -                    | $t_{TIMxCLK}$ |
|                  |  | $f_{TIMxCLK} = 32 \text{ MHz}$ | 31.25  | -                    | ns            |
| $f_{EXT}$        | Timer external clock frequency on CH1 to CH4   | -                              | 0      | $f_{TIMxCLK}/2$      | MHz           |
|                  |  | $f_{TIMxCLK} = 32 \text{ MHz}$ | 0      | 16                   | MHz           |
| $Res_{TIM}$      | Timer resolution   | -                              | -      | 16                   | bit           |
| $t_{COUNTER}$    | 16-bit counter clock period when internal clock is selected (timer's prescaler disabled) | -                              | 1      | 65536                | $t_{TIMxCLK}$ |
|                  |  | $f_{TIMxCLK} = 32 \text{ MHz}$ | 0.0312 | 2048                 | $\mu\text{s}$ |
| $t_{MAX\_COUNT}$ | Maximum possible count   | -                              | -      | $65536 \times 65536$ | $t_{TIMxCLK}$ |
|                  |  | $f_{TIMxCLK} = 32 \text{ MHz}$ | -      | 134.2                | s             |


1. TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

Table 52. USB DC electrical characteristics

| Symbol               | Parameter                            | Conditions                              | Min. <sup>(1)</sup> | Max. <sup>(1)</sup> | Unit |
|----------------------|--------------------------------------|---|---------------------|---------------------|------|
| <b>Input levels</b>  |                                      |   |                     |                     |      |
| $V_{DD}$             | USB operating voltage <sup>(2)</sup> | -                                       | 3.0                 | 3.6                 | V    |
| $V_{DI}^{(3)}$       | Differential input sensitivity       | I(USB_DP, USB_DM)                       | 0.2                 | -                   | V    |
| $V_{CM}^{(3)}$       | Differential common mode range       | Includes $V_{DI}$ range                 | 0.8                 | 2.5                 |      |
| $V_{SE}^{(3)}$       | Single ended receiver threshold      | -                                       | 1.3                 | 2.0                 |      |
| <b>Output levels</b> |                                      |   |                     |                     |      |
| $V_{OL}^{(4)}$       | Static output level low              | $R_L$ of 1.5 kΩ to 3.6 V <sup>(5)</sup> | -                   | 0.3                 | V    |
| $V_{OH}^{(4)}$       | Static output level high             | $R_L$ of 15 kΩ to $V_{SS}^{(5)}$        | 2.8                 | 3.6                 |      |

1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 kΩ resistor to a 3.0-to-3.6 V voltage range.
3. Guaranteed by characterization results.
4. Guaranteed by test in production.
5.  $R_L$  is the load connected on the USB drivers.

Figure 25. USB timings: definition of data signal rise and fall time




ai14137b

Table 53. USB: full speed electrical characteristics

| Driver characteristics <sup>(1)</sup> |                                 |                       |     |     |      |
|---------------------------------------|---------------------------------|-----------------------|-----|-----|------|
| Symbol                                | Parameter                       | Conditions            | Min | Max | Unit |
| $t_r$                                 | Rise time <sup>(2)</sup>        | $C_L = 50 \text{ pF}$ | 4   | 20  | ns   |
| $t_f$                                 | Fall Time <sup>(2)</sup>        | $C_L = 50 \text{ pF}$ | 4   | 20  | ns   |
| $t_{rfm}$                             | Rise/ fall time matching        | $t_r/t_f$             | 90  | 110 | %    |
| $V_{CRS}$                             | Output signal crossover voltage | -                     | 1.3 | 2.0 | V    |

1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification section 7 (version 2.0).

**Figure 29. 12-bit buffered /non-buffered DAC**

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

### 6.3.19 Temperature sensor characteristics

**Table 59. Temperature sensor calibration values**

| Calibration value name | Description  | Memory address          |
|------------------------|--|-------------------------|
| TS_CAL1                | TS ADC raw data acquired at temperature of $30^{\circ}\text{C} \pm 5$ , $V_{DDA} = 3\text{ V} \pm 10\text{mV}$   | 0x1FF8 007A-0x1FF8 007B |
| TS_CAL2                | TS ADC raw data acquired at temperature of $110 \pm 5^{\circ}\text{C}$<br>$V_{DDA} = 3\text{ V} \pm 10\text{mV}$ | 0x1FF8 007E-0x1FF8 007F |

**Table 60. Temperature sensor characteristics**

| Symbol                   | Parameter  | Min  | Typ     | Max     | Unit                         |
|--------------------------|--|------|---------|---------|------------------------------|
| $T_L^{(1)}$              | $V_{SENSE}$ linearity with temperature                       | -    | $\pm 1$ | $\pm 2$ | $^{\circ}\text{C}$           |
| Avg_Slope <sup>(1)</sup> | Average slope  | 1.48 | 1.61    | 1.75    | $\text{mV}/^{\circ}\text{C}$ |
| $V_{110}$                | Voltage at $110^{\circ}\text{C} \pm 5^{\circ}\text{C}^{(2)}$ | 612  | 626.8   | 641.5   | mV                           |
| $I_{DDA(TEMP)}^{(3)}$    | Current consumption  | -    | 3.4     | 6       | $\mu\text{A}$                |
| $t_{START}^{(3)}$        | Startup time   | -    | -       | 10      | $\mu\text{s}$                |
| $T_{S\_temp}^{(3)}$      | ADC sampling time when reading the temperature               | 4    | -       | -       |                              |


1. Guaranteed by characterization results.
2. Measured at  $V_{DD} = 3\text{ V} \pm 10\text{ mV}$ .  $V_{110}$  ADC conversion result is stored in the byte.
3. Guaranteed by design.

**Table 65. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data (continued)**

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
|        | Min         | Typ   | Max   | Typ                   | Min    | Max    |
| E3     | -           | 7.500 | -     | -                     | 0.2953 | -      |
| e      | -           | 0.500 | -     | -                     | 0.0197 | -      |
| K      | 0°          | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |
| L      | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -           | 1.000 | -     | -                     | 0.0394 | -      |
| ccc    | -           | -     | 0.080 | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.


**Figure 34. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package recommended footprint**



1. Dimensions are in millimeters.

## 7.4 UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information

Figure 39. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline



A0B9\_ME\_V3

1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

**Table 74. Document revision history (continued)**

| Date        | Revision | Changes   |
|-------------|----------|---|
| 25-Apr-2016 | 4        | <p>Updated <i>Section 7: Package information</i> structure: Paragraph titles and paragraph heading level.</p> <p>Updated <i>Section 7: Package information</i> for all package device markings, adding text for device orientation versus pin 1/ ball A1 identifier.</p> <p>Updated <i>Figure 32: LQFP100 14 x 14 mm, 100-pin package top view example</i> removing gate mark.</p> <p>Updated <i>Table 65: LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data</i>.</p> <p>Updated <i>Section 7.5: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package information</i> adding <i>Table 69: UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules</i> and <i>Figure 43: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint</i>.</p> <p>Updated <i>Section 7.6: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package information</i> adding <i>Table 71: TFBGA64 5 x 5 mm, 0.5 mm pitch, recommended PCB design rules</i> and changing <i>Figure 46: TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package recommended footprint</i>.</p> <p>Updated <i>Table 17: Embedded internal reference voltage</i> temperature coefficient at 100ppm/°C and table note 3: “guaranteed by design” changed by “guaranteed by characterization results”.</p> <p>Updated <i>Table 62: Comparator 2 characteristics</i> new maximum threshold voltage temperature coefficient at 100ppm/°C.</p> <p>Updated <i>Table 40: ESD absolute maximum ratings</i> CDM class.</p> <p>Updated all the notes, removing ‘not tested in production’.</p> <p>Updated <i>Table 11: Voltage characteristics</i> adding note about V<sub>REF</sub>-pin.</p> <p>Updated <i>Table 3: Functionalities depending on the operating power supply range</i> LSI and LSE functionalities putting “Y” in Standby mode.</p> <p>Removed note 1 below <i>Figure 2: Clock tree</i>.</p> <p>Updated <i>Table 58: DAC characteristics</i> resistive load.</p> |